sa1100fb.c 35 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229
  1. /*
  2. * linux/drivers/video/sa1100fb.c
  3. *
  4. * Copyright (C) 1999 Eric A. Thomas
  5. * Based on acornfb.c Copyright (C) Russell King.
  6. *
  7. * This file is subject to the terms and conditions of the GNU General Public
  8. * License. See the file COPYING in the main directory of this archive for
  9. * more details.
  10. *
  11. * StrongARM 1100 LCD Controller Frame Buffer Driver
  12. *
  13. * Please direct your questions and comments on this driver to the following
  14. * email address:
  15. *
  16. * [email protected]
  17. *
  18. * Clean patches should be sent to the ARM Linux Patch System. Please see the
  19. * following web page for more information:
  20. *
  21. * https://www.arm.linux.org.uk/developer/patches/info.shtml
  22. *
  23. * Thank you.
  24. *
  25. * Known problems:
  26. * - With the Neponset plugged into an Assabet, LCD powerdown
  27. * doesn't work (LCD stays powered up). Therefore we shouldn't
  28. * blank the screen.
  29. * - We don't limit the CPU clock rate nor the mode selection
  30. * according to the available SDRAM bandwidth.
  31. *
  32. * Other notes:
  33. * - Linear grayscale palettes and the kernel.
  34. * Such code does not belong in the kernel. The kernel frame buffer
  35. * drivers do not expect a linear colourmap, but a colourmap based on
  36. * the VT100 standard mapping.
  37. *
  38. * If your _userspace_ requires a linear colourmap, then the setup of
  39. * such a colourmap belongs _in userspace_, not in the kernel. Code
  40. * to set the colourmap correctly from user space has been sent to
  41. * David Neuer. It's around 8 lines of C code, plus another 4 to
  42. * detect if we are using grayscale.
  43. *
  44. * - The following must never be specified in a panel definition:
  45. * LCCR0_LtlEnd, LCCR3_PixClkDiv, LCCR3_VrtSnchL, LCCR3_HorSnchL
  46. *
  47. * - The following should be specified:
  48. * either LCCR0_Color or LCCR0_Mono
  49. * either LCCR0_Sngl or LCCR0_Dual
  50. * either LCCR0_Act or LCCR0_Pas
  51. * either LCCR3_OutEnH or LCCD3_OutEnL
  52. * either LCCR3_PixRsEdg or LCCR3_PixFlEdg
  53. * either LCCR3_ACBsDiv or LCCR3_ACBsCntOff
  54. *
  55. * Code Status:
  56. * 1999/04/01:
  57. * - Driver appears to be working for Brutus 320x200x8bpp mode. Other
  58. * resolutions are working, but only the 8bpp mode is supported.
  59. * Changes need to be made to the palette encode and decode routines
  60. * to support 4 and 16 bpp modes.
  61. * Driver is not designed to be a module. The FrameBuffer is statically
  62. * allocated since dynamic allocation of a 300k buffer cannot be
  63. * guaranteed.
  64. *
  65. * 1999/06/17:
  66. * - FrameBuffer memory is now allocated at run-time when the
  67. * driver is initialized.
  68. *
  69. * 2000/04/10: Nicolas Pitre <[email protected]>
  70. * - Big cleanup for dynamic selection of machine type at run time.
  71. *
  72. * 2000/07/19: Jamey Hicks <[email protected]>
  73. * - Support for Bitsy aka Compaq iPAQ H3600 added.
  74. *
  75. * 2000/08/07: Tak-Shing Chan <[email protected]>
  76. * Jeff Sutherland <[email protected]>
  77. * - Resolved an issue caused by a change made to the Assabet's PLD
  78. * earlier this year which broke the framebuffer driver for newer
  79. * Phase 4 Assabets. Some other parameters were changed to optimize
  80. * for the Sharp display.
  81. *
  82. * 2000/08/09: Kunihiko IMAI <[email protected]>
  83. * - XP860 support added
  84. *
  85. * 2000/08/19: Mark Huang <[email protected]>
  86. * - Allows standard options to be passed on the kernel command line
  87. * for most common passive displays.
  88. *
  89. * 2000/08/29:
  90. * - s/save_flags_cli/local_irq_save/
  91. * - remove unneeded extra save_flags_cli in sa1100fb_enable_lcd_controller
  92. *
  93. * 2000/10/10: Erik Mouw <[email protected]>
  94. * - Updated LART stuff. Fixed some minor bugs.
  95. *
  96. * 2000/10/30: Murphy Chen <[email protected]>
  97. * - Pangolin support added
  98. *
  99. * 2000/10/31: Roman Jordan <[email protected]>
  100. * - Huw Webpanel support added
  101. *
  102. * 2000/11/23: Eric Peng <[email protected]>
  103. * - Freebird add
  104. *
  105. * 2001/02/07: Jamey Hicks <[email protected]>
  106. * Cliff Brake <[email protected]>
  107. * - Added PM callback
  108. *
  109. * 2001/05/26: <[email protected]>
  110. * - Fix 16bpp so that (a) we use the right colours rather than some
  111. * totally random colour depending on what was in page 0, and (b)
  112. * we don't de-reference a NULL pointer.
  113. * - remove duplicated implementation of consistent_alloc()
  114. * - convert dma address types to dma_addr_t
  115. * - remove unused 'montype' stuff
  116. * - remove redundant zero inits of init_var after the initial
  117. * memset.
  118. * - remove allow_modeset (acornfb idea does not belong here)
  119. *
  120. * 2001/05/28: <[email protected]>
  121. * - massive cleanup - move machine dependent data into structures
  122. * - I've left various #warnings in - if you see one, and know
  123. * the hardware concerned, please get in contact with me.
  124. *
  125. * 2001/05/31: <[email protected]>
  126. * - Fix LCCR1 HSW value, fix all machine type specifications to
  127. * keep values in line. (Please check your machine type specs)
  128. *
  129. * 2001/06/10: <[email protected]>
  130. * - Fiddle with the LCD controller from task context only; mainly
  131. * so that we can run with interrupts on, and sleep.
  132. * - Convert #warnings into #errors. No pain, no gain. ;)
  133. *
  134. * 2001/06/14: <[email protected]>
  135. * - Make the palette BPS value for 12bpp come out correctly.
  136. * - Take notice of "greyscale" on any colour depth.
  137. * - Make truecolor visuals use the RGB channel encoding information.
  138. *
  139. * 2001/07/02: <[email protected]>
  140. * - Fix colourmap problems.
  141. *
  142. * 2001/07/13: <[email protected]>
  143. * - Added support for the ICP LCD-Kit01 on LART. This LCD is
  144. * manufactured by Prime View, model no V16C6448AB
  145. *
  146. * 2001/07/23: <[email protected]>
  147. * - Hand merge version from handhelds.org CVS tree. See patch
  148. * notes for 595/1 for more information.
  149. * - Drop 12bpp (it's 16bpp with different colour register mappings).
  150. * - This hardware can not do direct colour. Therefore we don't
  151. * support it.
  152. *
  153. * 2001/07/27: <[email protected]>
  154. * - Halve YRES on dual scan LCDs.
  155. *
  156. * 2001/08/22: <[email protected]>
  157. * - Add b/w iPAQ pixclock value.
  158. *
  159. * 2001/10/12: <[email protected]>
  160. * - Add patch 681/1 and clean up stork definitions.
  161. */
  162. #include <linux/module.h>
  163. #include <linux/kernel.h>
  164. #include <linux/sched.h>
  165. #include <linux/errno.h>
  166. #include <linux/string.h>
  167. #include <linux/interrupt.h>
  168. #include <linux/slab.h>
  169. #include <linux/mm.h>
  170. #include <linux/fb.h>
  171. #include <linux/delay.h>
  172. #include <linux/init.h>
  173. #include <linux/ioport.h>
  174. #include <linux/cpufreq.h>
  175. #include <linux/gpio/consumer.h>
  176. #include <linux/platform_device.h>
  177. #include <linux/dma-mapping.h>
  178. #include <linux/mutex.h>
  179. #include <linux/io.h>
  180. #include <linux/clk.h>
  181. #include <video/sa1100fb.h>
  182. #include <mach/hardware.h>
  183. #include <asm/mach-types.h>
  184. #include <mach/shannon.h>
  185. /*
  186. * Complain if VAR is out of range.
  187. */
  188. #define DEBUG_VAR 1
  189. #include "sa1100fb.h"
  190. static const struct sa1100fb_rgb rgb_4 = {
  191. .red = { .offset = 0, .length = 4, },
  192. .green = { .offset = 0, .length = 4, },
  193. .blue = { .offset = 0, .length = 4, },
  194. .transp = { .offset = 0, .length = 0, },
  195. };
  196. static const struct sa1100fb_rgb rgb_8 = {
  197. .red = { .offset = 0, .length = 8, },
  198. .green = { .offset = 0, .length = 8, },
  199. .blue = { .offset = 0, .length = 8, },
  200. .transp = { .offset = 0, .length = 0, },
  201. };
  202. static const struct sa1100fb_rgb def_rgb_16 = {
  203. .red = { .offset = 11, .length = 5, },
  204. .green = { .offset = 5, .length = 6, },
  205. .blue = { .offset = 0, .length = 5, },
  206. .transp = { .offset = 0, .length = 0, },
  207. };
  208. static int sa1100fb_activate_var(struct fb_var_screeninfo *var, struct sa1100fb_info *);
  209. static void set_ctrlr_state(struct sa1100fb_info *fbi, u_int state);
  210. static inline void sa1100fb_schedule_work(struct sa1100fb_info *fbi, u_int state)
  211. {
  212. unsigned long flags;
  213. local_irq_save(flags);
  214. /*
  215. * We need to handle two requests being made at the same time.
  216. * There are two important cases:
  217. * 1. When we are changing VT (C_REENABLE) while unblanking (C_ENABLE)
  218. * We must perform the unblanking, which will do our REENABLE for us.
  219. * 2. When we are blanking, but immediately unblank before we have
  220. * blanked. We do the "REENABLE" thing here as well, just to be sure.
  221. */
  222. if (fbi->task_state == C_ENABLE && state == C_REENABLE)
  223. state = (u_int) -1;
  224. if (fbi->task_state == C_DISABLE && state == C_ENABLE)
  225. state = C_REENABLE;
  226. if (state != (u_int)-1) {
  227. fbi->task_state = state;
  228. schedule_work(&fbi->task);
  229. }
  230. local_irq_restore(flags);
  231. }
  232. static inline u_int chan_to_field(u_int chan, struct fb_bitfield *bf)
  233. {
  234. chan &= 0xffff;
  235. chan >>= 16 - bf->length;
  236. return chan << bf->offset;
  237. }
  238. /*
  239. * Convert bits-per-pixel to a hardware palette PBS value.
  240. */
  241. static inline u_int palette_pbs(struct fb_var_screeninfo *var)
  242. {
  243. int ret = 0;
  244. switch (var->bits_per_pixel) {
  245. case 4: ret = 0 << 12; break;
  246. case 8: ret = 1 << 12; break;
  247. case 16: ret = 2 << 12; break;
  248. }
  249. return ret;
  250. }
  251. static int
  252. sa1100fb_setpalettereg(u_int regno, u_int red, u_int green, u_int blue,
  253. u_int trans, struct fb_info *info)
  254. {
  255. struct sa1100fb_info *fbi =
  256. container_of(info, struct sa1100fb_info, fb);
  257. u_int val, ret = 1;
  258. if (regno < fbi->palette_size) {
  259. val = ((red >> 4) & 0xf00);
  260. val |= ((green >> 8) & 0x0f0);
  261. val |= ((blue >> 12) & 0x00f);
  262. if (regno == 0)
  263. val |= palette_pbs(&fbi->fb.var);
  264. fbi->palette_cpu[regno] = val;
  265. ret = 0;
  266. }
  267. return ret;
  268. }
  269. static int
  270. sa1100fb_setcolreg(u_int regno, u_int red, u_int green, u_int blue,
  271. u_int trans, struct fb_info *info)
  272. {
  273. struct sa1100fb_info *fbi =
  274. container_of(info, struct sa1100fb_info, fb);
  275. unsigned int val;
  276. int ret = 1;
  277. /*
  278. * If inverse mode was selected, invert all the colours
  279. * rather than the register number. The register number
  280. * is what you poke into the framebuffer to produce the
  281. * colour you requested.
  282. */
  283. if (fbi->inf->cmap_inverse) {
  284. red = 0xffff - red;
  285. green = 0xffff - green;
  286. blue = 0xffff - blue;
  287. }
  288. /*
  289. * If greyscale is true, then we convert the RGB value
  290. * to greyscale no mater what visual we are using.
  291. */
  292. if (fbi->fb.var.grayscale)
  293. red = green = blue = (19595 * red + 38470 * green +
  294. 7471 * blue) >> 16;
  295. switch (fbi->fb.fix.visual) {
  296. case FB_VISUAL_TRUECOLOR:
  297. /*
  298. * 12 or 16-bit True Colour. We encode the RGB value
  299. * according to the RGB bitfield information.
  300. */
  301. if (regno < 16) {
  302. val = chan_to_field(red, &fbi->fb.var.red);
  303. val |= chan_to_field(green, &fbi->fb.var.green);
  304. val |= chan_to_field(blue, &fbi->fb.var.blue);
  305. fbi->pseudo_palette[regno] = val;
  306. ret = 0;
  307. }
  308. break;
  309. case FB_VISUAL_STATIC_PSEUDOCOLOR:
  310. case FB_VISUAL_PSEUDOCOLOR:
  311. ret = sa1100fb_setpalettereg(regno, red, green, blue, trans, info);
  312. break;
  313. }
  314. return ret;
  315. }
  316. #ifdef CONFIG_CPU_FREQ
  317. /*
  318. * sa1100fb_display_dma_period()
  319. * Calculate the minimum period (in picoseconds) between two DMA
  320. * requests for the LCD controller. If we hit this, it means we're
  321. * doing nothing but LCD DMA.
  322. */
  323. static inline unsigned int sa1100fb_display_dma_period(struct fb_var_screeninfo *var)
  324. {
  325. /*
  326. * Period = pixclock * bits_per_byte * bytes_per_transfer
  327. * / memory_bits_per_pixel;
  328. */
  329. return var->pixclock * 8 * 16 / var->bits_per_pixel;
  330. }
  331. #endif
  332. /*
  333. * sa1100fb_check_var():
  334. * Round up in the following order: bits_per_pixel, xres,
  335. * yres, xres_virtual, yres_virtual, xoffset, yoffset, grayscale,
  336. * bitfields, horizontal timing, vertical timing.
  337. */
  338. static int
  339. sa1100fb_check_var(struct fb_var_screeninfo *var, struct fb_info *info)
  340. {
  341. struct sa1100fb_info *fbi =
  342. container_of(info, struct sa1100fb_info, fb);
  343. int rgbidx;
  344. if (var->xres < MIN_XRES)
  345. var->xres = MIN_XRES;
  346. if (var->yres < MIN_YRES)
  347. var->yres = MIN_YRES;
  348. if (var->xres > fbi->inf->xres)
  349. var->xres = fbi->inf->xres;
  350. if (var->yres > fbi->inf->yres)
  351. var->yres = fbi->inf->yres;
  352. var->xres_virtual = max(var->xres_virtual, var->xres);
  353. var->yres_virtual = max(var->yres_virtual, var->yres);
  354. dev_dbg(fbi->dev, "var->bits_per_pixel=%d\n", var->bits_per_pixel);
  355. switch (var->bits_per_pixel) {
  356. case 4:
  357. rgbidx = RGB_4;
  358. break;
  359. case 8:
  360. rgbidx = RGB_8;
  361. break;
  362. case 16:
  363. rgbidx = RGB_16;
  364. break;
  365. default:
  366. return -EINVAL;
  367. }
  368. /*
  369. * Copy the RGB parameters for this display
  370. * from the machine specific parameters.
  371. */
  372. var->red = fbi->rgb[rgbidx]->red;
  373. var->green = fbi->rgb[rgbidx]->green;
  374. var->blue = fbi->rgb[rgbidx]->blue;
  375. var->transp = fbi->rgb[rgbidx]->transp;
  376. dev_dbg(fbi->dev, "RGBT length = %d:%d:%d:%d\n",
  377. var->red.length, var->green.length, var->blue.length,
  378. var->transp.length);
  379. dev_dbg(fbi->dev, "RGBT offset = %d:%d:%d:%d\n",
  380. var->red.offset, var->green.offset, var->blue.offset,
  381. var->transp.offset);
  382. #ifdef CONFIG_CPU_FREQ
  383. dev_dbg(fbi->dev, "dma period = %d ps, clock = %ld kHz\n",
  384. sa1100fb_display_dma_period(var),
  385. clk_get_rate(fbi->clk) / 1000);
  386. #endif
  387. return 0;
  388. }
  389. static void sa1100fb_set_visual(struct sa1100fb_info *fbi, u32 visual)
  390. {
  391. if (fbi->inf->set_visual)
  392. fbi->inf->set_visual(visual);
  393. }
  394. /*
  395. * sa1100fb_set_par():
  396. * Set the user defined part of the display for the specified console
  397. */
  398. static int sa1100fb_set_par(struct fb_info *info)
  399. {
  400. struct sa1100fb_info *fbi =
  401. container_of(info, struct sa1100fb_info, fb);
  402. struct fb_var_screeninfo *var = &info->var;
  403. unsigned long palette_mem_size;
  404. dev_dbg(fbi->dev, "set_par\n");
  405. if (var->bits_per_pixel == 16)
  406. fbi->fb.fix.visual = FB_VISUAL_TRUECOLOR;
  407. else if (!fbi->inf->cmap_static)
  408. fbi->fb.fix.visual = FB_VISUAL_PSEUDOCOLOR;
  409. else {
  410. /*
  411. * Some people have weird ideas about wanting static
  412. * pseudocolor maps. I suspect their user space
  413. * applications are broken.
  414. */
  415. fbi->fb.fix.visual = FB_VISUAL_STATIC_PSEUDOCOLOR;
  416. }
  417. fbi->fb.fix.line_length = var->xres_virtual *
  418. var->bits_per_pixel / 8;
  419. fbi->palette_size = var->bits_per_pixel == 8 ? 256 : 16;
  420. palette_mem_size = fbi->palette_size * sizeof(u16);
  421. dev_dbg(fbi->dev, "palette_mem_size = 0x%08lx\n", palette_mem_size);
  422. fbi->palette_cpu = (u16 *)(fbi->map_cpu + PAGE_SIZE - palette_mem_size);
  423. fbi->palette_dma = fbi->map_dma + PAGE_SIZE - palette_mem_size;
  424. /*
  425. * Set (any) board control register to handle new color depth
  426. */
  427. sa1100fb_set_visual(fbi, fbi->fb.fix.visual);
  428. sa1100fb_activate_var(var, fbi);
  429. return 0;
  430. }
  431. #if 0
  432. static int
  433. sa1100fb_set_cmap(struct fb_cmap *cmap, int kspc, int con,
  434. struct fb_info *info)
  435. {
  436. struct sa1100fb_info *fbi = (struct sa1100fb_info *)info;
  437. /*
  438. * Make sure the user isn't doing something stupid.
  439. */
  440. if (!kspc && (fbi->fb.var.bits_per_pixel == 16 || fbi->inf->cmap_static))
  441. return -EINVAL;
  442. return gen_set_cmap(cmap, kspc, con, info);
  443. }
  444. #endif
  445. /*
  446. * Formal definition of the VESA spec:
  447. * On
  448. * This refers to the state of the display when it is in full operation
  449. * Stand-By
  450. * This defines an optional operating state of minimal power reduction with
  451. * the shortest recovery time
  452. * Suspend
  453. * This refers to a level of power management in which substantial power
  454. * reduction is achieved by the display. The display can have a longer
  455. * recovery time from this state than from the Stand-by state
  456. * Off
  457. * This indicates that the display is consuming the lowest level of power
  458. * and is non-operational. Recovery from this state may optionally require
  459. * the user to manually power on the monitor
  460. *
  461. * Now, the fbdev driver adds an additional state, (blank), where they
  462. * turn off the video (maybe by colormap tricks), but don't mess with the
  463. * video itself: think of it semantically between on and Stand-By.
  464. *
  465. * So here's what we should do in our fbdev blank routine:
  466. *
  467. * VESA_NO_BLANKING (mode 0) Video on, front/back light on
  468. * VESA_VSYNC_SUSPEND (mode 1) Video on, front/back light off
  469. * VESA_HSYNC_SUSPEND (mode 2) Video on, front/back light off
  470. * VESA_POWERDOWN (mode 3) Video off, front/back light off
  471. *
  472. * This will match the matrox implementation.
  473. */
  474. /*
  475. * sa1100fb_blank():
  476. * Blank the display by setting all palette values to zero. Note, the
  477. * 12 and 16 bpp modes don't really use the palette, so this will not
  478. * blank the display in all modes.
  479. */
  480. static int sa1100fb_blank(int blank, struct fb_info *info)
  481. {
  482. struct sa1100fb_info *fbi =
  483. container_of(info, struct sa1100fb_info, fb);
  484. int i;
  485. dev_dbg(fbi->dev, "sa1100fb_blank: blank=%d\n", blank);
  486. switch (blank) {
  487. case FB_BLANK_POWERDOWN:
  488. case FB_BLANK_VSYNC_SUSPEND:
  489. case FB_BLANK_HSYNC_SUSPEND:
  490. case FB_BLANK_NORMAL:
  491. if (fbi->fb.fix.visual == FB_VISUAL_PSEUDOCOLOR ||
  492. fbi->fb.fix.visual == FB_VISUAL_STATIC_PSEUDOCOLOR)
  493. for (i = 0; i < fbi->palette_size; i++)
  494. sa1100fb_setpalettereg(i, 0, 0, 0, 0, info);
  495. sa1100fb_schedule_work(fbi, C_DISABLE);
  496. break;
  497. case FB_BLANK_UNBLANK:
  498. if (fbi->fb.fix.visual == FB_VISUAL_PSEUDOCOLOR ||
  499. fbi->fb.fix.visual == FB_VISUAL_STATIC_PSEUDOCOLOR)
  500. fb_set_cmap(&fbi->fb.cmap, info);
  501. sa1100fb_schedule_work(fbi, C_ENABLE);
  502. }
  503. return 0;
  504. }
  505. static int sa1100fb_mmap(struct fb_info *info,
  506. struct vm_area_struct *vma)
  507. {
  508. struct sa1100fb_info *fbi =
  509. container_of(info, struct sa1100fb_info, fb);
  510. unsigned long off = vma->vm_pgoff << PAGE_SHIFT;
  511. if (off < info->fix.smem_len) {
  512. vma->vm_pgoff += 1; /* skip over the palette */
  513. return dma_mmap_wc(fbi->dev, vma, fbi->map_cpu, fbi->map_dma,
  514. fbi->map_size);
  515. }
  516. vma->vm_page_prot = pgprot_noncached(vma->vm_page_prot);
  517. return vm_iomap_memory(vma, info->fix.mmio_start, info->fix.mmio_len);
  518. }
  519. static const struct fb_ops sa1100fb_ops = {
  520. .owner = THIS_MODULE,
  521. .fb_check_var = sa1100fb_check_var,
  522. .fb_set_par = sa1100fb_set_par,
  523. // .fb_set_cmap = sa1100fb_set_cmap,
  524. .fb_setcolreg = sa1100fb_setcolreg,
  525. .fb_fillrect = cfb_fillrect,
  526. .fb_copyarea = cfb_copyarea,
  527. .fb_imageblit = cfb_imageblit,
  528. .fb_blank = sa1100fb_blank,
  529. .fb_mmap = sa1100fb_mmap,
  530. };
  531. /*
  532. * Calculate the PCD value from the clock rate (in picoseconds).
  533. * We take account of the PPCR clock setting.
  534. */
  535. static inline unsigned int get_pcd(struct sa1100fb_info *fbi,
  536. unsigned int pixclock)
  537. {
  538. unsigned int pcd = clk_get_rate(fbi->clk) / 100 / 1000;
  539. pcd *= pixclock;
  540. pcd /= 10000000;
  541. return pcd + 1; /* make up for integer math truncations */
  542. }
  543. /*
  544. * sa1100fb_activate_var():
  545. * Configures LCD Controller based on entries in var parameter. Settings are
  546. * only written to the controller if changes were made.
  547. */
  548. static int sa1100fb_activate_var(struct fb_var_screeninfo *var, struct sa1100fb_info *fbi)
  549. {
  550. struct sa1100fb_lcd_reg new_regs;
  551. u_int half_screen_size, yres, pcd;
  552. u_long flags;
  553. dev_dbg(fbi->dev, "Configuring SA1100 LCD\n");
  554. dev_dbg(fbi->dev, "var: xres=%d hslen=%d lm=%d rm=%d\n",
  555. var->xres, var->hsync_len,
  556. var->left_margin, var->right_margin);
  557. dev_dbg(fbi->dev, "var: yres=%d vslen=%d um=%d bm=%d\n",
  558. var->yres, var->vsync_len,
  559. var->upper_margin, var->lower_margin);
  560. #if DEBUG_VAR
  561. if (var->xres < 16 || var->xres > 1024)
  562. dev_err(fbi->dev, "%s: invalid xres %d\n",
  563. fbi->fb.fix.id, var->xres);
  564. if (var->hsync_len < 1 || var->hsync_len > 64)
  565. dev_err(fbi->dev, "%s: invalid hsync_len %d\n",
  566. fbi->fb.fix.id, var->hsync_len);
  567. if (var->left_margin < 1 || var->left_margin > 255)
  568. dev_err(fbi->dev, "%s: invalid left_margin %d\n",
  569. fbi->fb.fix.id, var->left_margin);
  570. if (var->right_margin < 1 || var->right_margin > 255)
  571. dev_err(fbi->dev, "%s: invalid right_margin %d\n",
  572. fbi->fb.fix.id, var->right_margin);
  573. if (var->yres < 1 || var->yres > 1024)
  574. dev_err(fbi->dev, "%s: invalid yres %d\n",
  575. fbi->fb.fix.id, var->yres);
  576. if (var->vsync_len < 1 || var->vsync_len > 64)
  577. dev_err(fbi->dev, "%s: invalid vsync_len %d\n",
  578. fbi->fb.fix.id, var->vsync_len);
  579. if (var->upper_margin < 0 || var->upper_margin > 255)
  580. dev_err(fbi->dev, "%s: invalid upper_margin %d\n",
  581. fbi->fb.fix.id, var->upper_margin);
  582. if (var->lower_margin < 0 || var->lower_margin > 255)
  583. dev_err(fbi->dev, "%s: invalid lower_margin %d\n",
  584. fbi->fb.fix.id, var->lower_margin);
  585. #endif
  586. new_regs.lccr0 = fbi->inf->lccr0 |
  587. LCCR0_LEN | LCCR0_LDM | LCCR0_BAM |
  588. LCCR0_ERM | LCCR0_LtlEnd | LCCR0_DMADel(0);
  589. new_regs.lccr1 =
  590. LCCR1_DisWdth(var->xres) +
  591. LCCR1_HorSnchWdth(var->hsync_len) +
  592. LCCR1_BegLnDel(var->left_margin) +
  593. LCCR1_EndLnDel(var->right_margin);
  594. /*
  595. * If we have a dual scan LCD, then we need to halve
  596. * the YRES parameter.
  597. */
  598. yres = var->yres;
  599. if (fbi->inf->lccr0 & LCCR0_Dual)
  600. yres /= 2;
  601. new_regs.lccr2 =
  602. LCCR2_DisHght(yres) +
  603. LCCR2_VrtSnchWdth(var->vsync_len) +
  604. LCCR2_BegFrmDel(var->upper_margin) +
  605. LCCR2_EndFrmDel(var->lower_margin);
  606. pcd = get_pcd(fbi, var->pixclock);
  607. new_regs.lccr3 = LCCR3_PixClkDiv(pcd) | fbi->inf->lccr3 |
  608. (var->sync & FB_SYNC_HOR_HIGH_ACT ? LCCR3_HorSnchH : LCCR3_HorSnchL) |
  609. (var->sync & FB_SYNC_VERT_HIGH_ACT ? LCCR3_VrtSnchH : LCCR3_VrtSnchL);
  610. dev_dbg(fbi->dev, "nlccr0 = 0x%08lx\n", new_regs.lccr0);
  611. dev_dbg(fbi->dev, "nlccr1 = 0x%08lx\n", new_regs.lccr1);
  612. dev_dbg(fbi->dev, "nlccr2 = 0x%08lx\n", new_regs.lccr2);
  613. dev_dbg(fbi->dev, "nlccr3 = 0x%08lx\n", new_regs.lccr3);
  614. half_screen_size = var->bits_per_pixel;
  615. half_screen_size = half_screen_size * var->xres * var->yres / 16;
  616. /* Update shadow copy atomically */
  617. local_irq_save(flags);
  618. fbi->dbar1 = fbi->palette_dma;
  619. fbi->dbar2 = fbi->screen_dma + half_screen_size;
  620. fbi->reg_lccr0 = new_regs.lccr0;
  621. fbi->reg_lccr1 = new_regs.lccr1;
  622. fbi->reg_lccr2 = new_regs.lccr2;
  623. fbi->reg_lccr3 = new_regs.lccr3;
  624. local_irq_restore(flags);
  625. /*
  626. * Only update the registers if the controller is enabled
  627. * and something has changed.
  628. */
  629. if (readl_relaxed(fbi->base + LCCR0) != fbi->reg_lccr0 ||
  630. readl_relaxed(fbi->base + LCCR1) != fbi->reg_lccr1 ||
  631. readl_relaxed(fbi->base + LCCR2) != fbi->reg_lccr2 ||
  632. readl_relaxed(fbi->base + LCCR3) != fbi->reg_lccr3 ||
  633. readl_relaxed(fbi->base + DBAR1) != fbi->dbar1 ||
  634. readl_relaxed(fbi->base + DBAR2) != fbi->dbar2)
  635. sa1100fb_schedule_work(fbi, C_REENABLE);
  636. return 0;
  637. }
  638. /*
  639. * NOTE! The following functions are purely helpers for set_ctrlr_state.
  640. * Do not call them directly; set_ctrlr_state does the correct serialisation
  641. * to ensure that things happen in the right way 100% of time time.
  642. * -- rmk
  643. */
  644. static inline void __sa1100fb_backlight_power(struct sa1100fb_info *fbi, int on)
  645. {
  646. dev_dbg(fbi->dev, "backlight o%s\n", on ? "n" : "ff");
  647. if (fbi->inf->backlight_power)
  648. fbi->inf->backlight_power(on);
  649. }
  650. static inline void __sa1100fb_lcd_power(struct sa1100fb_info *fbi, int on)
  651. {
  652. dev_dbg(fbi->dev, "LCD power o%s\n", on ? "n" : "ff");
  653. if (fbi->inf->lcd_power)
  654. fbi->inf->lcd_power(on);
  655. }
  656. static void sa1100fb_setup_gpio(struct sa1100fb_info *fbi)
  657. {
  658. u_int mask = 0;
  659. /*
  660. * Enable GPIO<9:2> for LCD use if:
  661. * 1. Active display, or
  662. * 2. Color Dual Passive display
  663. *
  664. * see table 11.8 on page 11-27 in the SA1100 manual
  665. * -- Erik.
  666. *
  667. * SA1110 spec update nr. 25 says we can and should
  668. * clear LDD15 to 12 for 4 or 8bpp modes with active
  669. * panels.
  670. */
  671. if ((fbi->reg_lccr0 & LCCR0_CMS) == LCCR0_Color &&
  672. (fbi->reg_lccr0 & (LCCR0_Dual|LCCR0_Act)) != 0) {
  673. mask = GPIO_LDD11 | GPIO_LDD10 | GPIO_LDD9 | GPIO_LDD8;
  674. if (fbi->fb.var.bits_per_pixel > 8 ||
  675. (fbi->reg_lccr0 & (LCCR0_Dual|LCCR0_Act)) == LCCR0_Dual)
  676. mask |= GPIO_LDD15 | GPIO_LDD14 | GPIO_LDD13 | GPIO_LDD12;
  677. }
  678. if (mask) {
  679. unsigned long flags;
  680. /*
  681. * SA-1100 requires the GPIO direction register set
  682. * appropriately for the alternate function. Hence
  683. * we set it here via bitmask rather than excessive
  684. * fiddling via the GPIO subsystem - and even then
  685. * we'll still have to deal with GAFR.
  686. */
  687. local_irq_save(flags);
  688. GPDR |= mask;
  689. GAFR |= mask;
  690. local_irq_restore(flags);
  691. }
  692. }
  693. static void sa1100fb_enable_controller(struct sa1100fb_info *fbi)
  694. {
  695. dev_dbg(fbi->dev, "Enabling LCD controller\n");
  696. /*
  697. * Make sure the mode bits are present in the first palette entry
  698. */
  699. fbi->palette_cpu[0] &= 0xcfff;
  700. fbi->palette_cpu[0] |= palette_pbs(&fbi->fb.var);
  701. /* enable LCD controller clock */
  702. clk_prepare_enable(fbi->clk);
  703. /* Sequence from 11.7.10 */
  704. writel_relaxed(fbi->reg_lccr3, fbi->base + LCCR3);
  705. writel_relaxed(fbi->reg_lccr2, fbi->base + LCCR2);
  706. writel_relaxed(fbi->reg_lccr1, fbi->base + LCCR1);
  707. writel_relaxed(fbi->reg_lccr0 & ~LCCR0_LEN, fbi->base + LCCR0);
  708. writel_relaxed(fbi->dbar1, fbi->base + DBAR1);
  709. writel_relaxed(fbi->dbar2, fbi->base + DBAR2);
  710. writel_relaxed(fbi->reg_lccr0 | LCCR0_LEN, fbi->base + LCCR0);
  711. if (fbi->shannon_lcden)
  712. gpiod_set_value(fbi->shannon_lcden, 1);
  713. dev_dbg(fbi->dev, "DBAR1: 0x%08x\n", readl_relaxed(fbi->base + DBAR1));
  714. dev_dbg(fbi->dev, "DBAR2: 0x%08x\n", readl_relaxed(fbi->base + DBAR2));
  715. dev_dbg(fbi->dev, "LCCR0: 0x%08x\n", readl_relaxed(fbi->base + LCCR0));
  716. dev_dbg(fbi->dev, "LCCR1: 0x%08x\n", readl_relaxed(fbi->base + LCCR1));
  717. dev_dbg(fbi->dev, "LCCR2: 0x%08x\n", readl_relaxed(fbi->base + LCCR2));
  718. dev_dbg(fbi->dev, "LCCR3: 0x%08x\n", readl_relaxed(fbi->base + LCCR3));
  719. }
  720. static void sa1100fb_disable_controller(struct sa1100fb_info *fbi)
  721. {
  722. DECLARE_WAITQUEUE(wait, current);
  723. u32 lccr0;
  724. dev_dbg(fbi->dev, "Disabling LCD controller\n");
  725. if (fbi->shannon_lcden)
  726. gpiod_set_value(fbi->shannon_lcden, 0);
  727. set_current_state(TASK_UNINTERRUPTIBLE);
  728. add_wait_queue(&fbi->ctrlr_wait, &wait);
  729. /* Clear LCD Status Register */
  730. writel_relaxed(~0, fbi->base + LCSR);
  731. lccr0 = readl_relaxed(fbi->base + LCCR0);
  732. lccr0 &= ~LCCR0_LDM; /* Enable LCD Disable Done Interrupt */
  733. writel_relaxed(lccr0, fbi->base + LCCR0);
  734. lccr0 &= ~LCCR0_LEN; /* Disable LCD Controller */
  735. writel_relaxed(lccr0, fbi->base + LCCR0);
  736. schedule_timeout(20 * HZ / 1000);
  737. remove_wait_queue(&fbi->ctrlr_wait, &wait);
  738. /* disable LCD controller clock */
  739. clk_disable_unprepare(fbi->clk);
  740. }
  741. /*
  742. * sa1100fb_handle_irq: Handle 'LCD DONE' interrupts.
  743. */
  744. static irqreturn_t sa1100fb_handle_irq(int irq, void *dev_id)
  745. {
  746. struct sa1100fb_info *fbi = dev_id;
  747. unsigned int lcsr = readl_relaxed(fbi->base + LCSR);
  748. if (lcsr & LCSR_LDD) {
  749. u32 lccr0 = readl_relaxed(fbi->base + LCCR0) | LCCR0_LDM;
  750. writel_relaxed(lccr0, fbi->base + LCCR0);
  751. wake_up(&fbi->ctrlr_wait);
  752. }
  753. writel_relaxed(lcsr, fbi->base + LCSR);
  754. return IRQ_HANDLED;
  755. }
  756. /*
  757. * This function must be called from task context only, since it will
  758. * sleep when disabling the LCD controller, or if we get two contending
  759. * processes trying to alter state.
  760. */
  761. static void set_ctrlr_state(struct sa1100fb_info *fbi, u_int state)
  762. {
  763. u_int old_state;
  764. mutex_lock(&fbi->ctrlr_lock);
  765. old_state = fbi->state;
  766. /*
  767. * Hack around fbcon initialisation.
  768. */
  769. if (old_state == C_STARTUP && state == C_REENABLE)
  770. state = C_ENABLE;
  771. switch (state) {
  772. case C_DISABLE_CLKCHANGE:
  773. /*
  774. * Disable controller for clock change. If the
  775. * controller is already disabled, then do nothing.
  776. */
  777. if (old_state != C_DISABLE && old_state != C_DISABLE_PM) {
  778. fbi->state = state;
  779. sa1100fb_disable_controller(fbi);
  780. }
  781. break;
  782. case C_DISABLE_PM:
  783. case C_DISABLE:
  784. /*
  785. * Disable controller
  786. */
  787. if (old_state != C_DISABLE) {
  788. fbi->state = state;
  789. __sa1100fb_backlight_power(fbi, 0);
  790. if (old_state != C_DISABLE_CLKCHANGE)
  791. sa1100fb_disable_controller(fbi);
  792. __sa1100fb_lcd_power(fbi, 0);
  793. }
  794. break;
  795. case C_ENABLE_CLKCHANGE:
  796. /*
  797. * Enable the controller after clock change. Only
  798. * do this if we were disabled for the clock change.
  799. */
  800. if (old_state == C_DISABLE_CLKCHANGE) {
  801. fbi->state = C_ENABLE;
  802. sa1100fb_enable_controller(fbi);
  803. }
  804. break;
  805. case C_REENABLE:
  806. /*
  807. * Re-enable the controller only if it was already
  808. * enabled. This is so we reprogram the control
  809. * registers.
  810. */
  811. if (old_state == C_ENABLE) {
  812. sa1100fb_disable_controller(fbi);
  813. sa1100fb_setup_gpio(fbi);
  814. sa1100fb_enable_controller(fbi);
  815. }
  816. break;
  817. case C_ENABLE_PM:
  818. /*
  819. * Re-enable the controller after PM. This is not
  820. * perfect - think about the case where we were doing
  821. * a clock change, and we suspended half-way through.
  822. */
  823. if (old_state != C_DISABLE_PM)
  824. break;
  825. fallthrough;
  826. case C_ENABLE:
  827. /*
  828. * Power up the LCD screen, enable controller, and
  829. * turn on the backlight.
  830. */
  831. if (old_state != C_ENABLE) {
  832. fbi->state = C_ENABLE;
  833. sa1100fb_setup_gpio(fbi);
  834. __sa1100fb_lcd_power(fbi, 1);
  835. sa1100fb_enable_controller(fbi);
  836. __sa1100fb_backlight_power(fbi, 1);
  837. }
  838. break;
  839. }
  840. mutex_unlock(&fbi->ctrlr_lock);
  841. }
  842. /*
  843. * Our LCD controller task (which is called when we blank or unblank)
  844. * via keventd.
  845. */
  846. static void sa1100fb_task(struct work_struct *w)
  847. {
  848. struct sa1100fb_info *fbi = container_of(w, struct sa1100fb_info, task);
  849. u_int state = xchg(&fbi->task_state, -1);
  850. set_ctrlr_state(fbi, state);
  851. }
  852. #ifdef CONFIG_CPU_FREQ
  853. /*
  854. * CPU clock speed change handler. We need to adjust the LCD timing
  855. * parameters when the CPU clock is adjusted by the power management
  856. * subsystem.
  857. */
  858. static int
  859. sa1100fb_freq_transition(struct notifier_block *nb, unsigned long val,
  860. void *data)
  861. {
  862. struct sa1100fb_info *fbi = TO_INF(nb, freq_transition);
  863. u_int pcd;
  864. switch (val) {
  865. case CPUFREQ_PRECHANGE:
  866. set_ctrlr_state(fbi, C_DISABLE_CLKCHANGE);
  867. break;
  868. case CPUFREQ_POSTCHANGE:
  869. pcd = get_pcd(fbi, fbi->fb.var.pixclock);
  870. fbi->reg_lccr3 = (fbi->reg_lccr3 & ~0xff) | LCCR3_PixClkDiv(pcd);
  871. set_ctrlr_state(fbi, C_ENABLE_CLKCHANGE);
  872. break;
  873. }
  874. return 0;
  875. }
  876. #endif
  877. #ifdef CONFIG_PM
  878. /*
  879. * Power management hooks. Note that we won't be called from IRQ context,
  880. * unlike the blank functions above, so we may sleep.
  881. */
  882. static int sa1100fb_suspend(struct platform_device *dev, pm_message_t state)
  883. {
  884. struct sa1100fb_info *fbi = platform_get_drvdata(dev);
  885. set_ctrlr_state(fbi, C_DISABLE_PM);
  886. return 0;
  887. }
  888. static int sa1100fb_resume(struct platform_device *dev)
  889. {
  890. struct sa1100fb_info *fbi = platform_get_drvdata(dev);
  891. set_ctrlr_state(fbi, C_ENABLE_PM);
  892. return 0;
  893. }
  894. #else
  895. #define sa1100fb_suspend NULL
  896. #define sa1100fb_resume NULL
  897. #endif
  898. /*
  899. * sa1100fb_map_video_memory():
  900. * Allocates the DRAM memory for the frame buffer. This buffer is
  901. * remapped into a non-cached, non-buffered, memory region to
  902. * allow palette and pixel writes to occur without flushing the
  903. * cache. Once this area is remapped, all virtual memory
  904. * access to the video memory should occur at the new region.
  905. */
  906. static int sa1100fb_map_video_memory(struct sa1100fb_info *fbi)
  907. {
  908. /*
  909. * We reserve one page for the palette, plus the size
  910. * of the framebuffer.
  911. */
  912. fbi->map_size = PAGE_ALIGN(fbi->fb.fix.smem_len + PAGE_SIZE);
  913. fbi->map_cpu = dma_alloc_wc(fbi->dev, fbi->map_size, &fbi->map_dma,
  914. GFP_KERNEL);
  915. if (fbi->map_cpu) {
  916. fbi->fb.screen_base = fbi->map_cpu + PAGE_SIZE;
  917. fbi->screen_dma = fbi->map_dma + PAGE_SIZE;
  918. /*
  919. * FIXME: this is actually the wrong thing to place in
  920. * smem_start. But fbdev suffers from the problem that
  921. * it needs an API which doesn't exist (in this case,
  922. * dma_writecombine_mmap)
  923. */
  924. fbi->fb.fix.smem_start = fbi->screen_dma;
  925. }
  926. return fbi->map_cpu ? 0 : -ENOMEM;
  927. }
  928. /* Fake monspecs to fill in fbinfo structure */
  929. static const struct fb_monspecs monspecs = {
  930. .hfmin = 30000,
  931. .hfmax = 70000,
  932. .vfmin = 50,
  933. .vfmax = 65,
  934. };
  935. static struct sa1100fb_info *sa1100fb_init_fbinfo(struct device *dev)
  936. {
  937. struct sa1100fb_mach_info *inf = dev_get_platdata(dev);
  938. struct sa1100fb_info *fbi;
  939. unsigned i;
  940. fbi = devm_kzalloc(dev, sizeof(struct sa1100fb_info), GFP_KERNEL);
  941. if (!fbi)
  942. return NULL;
  943. fbi->dev = dev;
  944. strcpy(fbi->fb.fix.id, SA1100_NAME);
  945. fbi->fb.fix.type = FB_TYPE_PACKED_PIXELS;
  946. fbi->fb.fix.type_aux = 0;
  947. fbi->fb.fix.xpanstep = 0;
  948. fbi->fb.fix.ypanstep = 0;
  949. fbi->fb.fix.ywrapstep = 0;
  950. fbi->fb.fix.accel = FB_ACCEL_NONE;
  951. fbi->fb.var.nonstd = 0;
  952. fbi->fb.var.activate = FB_ACTIVATE_NOW;
  953. fbi->fb.var.height = -1;
  954. fbi->fb.var.width = -1;
  955. fbi->fb.var.accel_flags = 0;
  956. fbi->fb.var.vmode = FB_VMODE_NONINTERLACED;
  957. fbi->fb.fbops = &sa1100fb_ops;
  958. fbi->fb.flags = FBINFO_DEFAULT;
  959. fbi->fb.monspecs = monspecs;
  960. fbi->fb.pseudo_palette = fbi->pseudo_palette;
  961. fbi->rgb[RGB_4] = &rgb_4;
  962. fbi->rgb[RGB_8] = &rgb_8;
  963. fbi->rgb[RGB_16] = &def_rgb_16;
  964. /*
  965. * People just don't seem to get this. We don't support
  966. * anything but correct entries now, so panic if someone
  967. * does something stupid.
  968. */
  969. if (inf->lccr3 & (LCCR3_VrtSnchL|LCCR3_HorSnchL|0xff) ||
  970. inf->pixclock == 0)
  971. panic("sa1100fb error: invalid LCCR3 fields set or zero "
  972. "pixclock.");
  973. fbi->fb.var.xres = inf->xres;
  974. fbi->fb.var.xres_virtual = inf->xres;
  975. fbi->fb.var.yres = inf->yres;
  976. fbi->fb.var.yres_virtual = inf->yres;
  977. fbi->fb.var.bits_per_pixel = inf->bpp;
  978. fbi->fb.var.pixclock = inf->pixclock;
  979. fbi->fb.var.hsync_len = inf->hsync_len;
  980. fbi->fb.var.left_margin = inf->left_margin;
  981. fbi->fb.var.right_margin = inf->right_margin;
  982. fbi->fb.var.vsync_len = inf->vsync_len;
  983. fbi->fb.var.upper_margin = inf->upper_margin;
  984. fbi->fb.var.lower_margin = inf->lower_margin;
  985. fbi->fb.var.sync = inf->sync;
  986. fbi->fb.var.grayscale = inf->cmap_greyscale;
  987. fbi->state = C_STARTUP;
  988. fbi->task_state = (u_char)-1;
  989. fbi->fb.fix.smem_len = inf->xres * inf->yres *
  990. inf->bpp / 8;
  991. fbi->inf = inf;
  992. /* Copy the RGB bitfield overrides */
  993. for (i = 0; i < NR_RGB; i++)
  994. if (inf->rgb[i])
  995. fbi->rgb[i] = inf->rgb[i];
  996. init_waitqueue_head(&fbi->ctrlr_wait);
  997. INIT_WORK(&fbi->task, sa1100fb_task);
  998. mutex_init(&fbi->ctrlr_lock);
  999. return fbi;
  1000. }
  1001. static int sa1100fb_probe(struct platform_device *pdev)
  1002. {
  1003. struct sa1100fb_info *fbi;
  1004. int ret, irq;
  1005. if (!dev_get_platdata(&pdev->dev)) {
  1006. dev_err(&pdev->dev, "no platform LCD data\n");
  1007. return -EINVAL;
  1008. }
  1009. irq = platform_get_irq(pdev, 0);
  1010. if (irq < 0)
  1011. return -EINVAL;
  1012. fbi = sa1100fb_init_fbinfo(&pdev->dev);
  1013. if (!fbi)
  1014. return -ENOMEM;
  1015. fbi->base = devm_platform_ioremap_resource(pdev, 0);
  1016. if (IS_ERR(fbi->base))
  1017. return PTR_ERR(fbi->base);
  1018. fbi->clk = devm_clk_get(&pdev->dev, NULL);
  1019. if (IS_ERR(fbi->clk))
  1020. return PTR_ERR(fbi->clk);
  1021. ret = devm_request_irq(&pdev->dev, irq, sa1100fb_handle_irq, 0,
  1022. "LCD", fbi);
  1023. if (ret) {
  1024. dev_err(&pdev->dev, "request_irq failed: %d\n", ret);
  1025. return ret;
  1026. }
  1027. fbi->shannon_lcden = gpiod_get_optional(&pdev->dev, "shannon-lcden",
  1028. GPIOD_OUT_LOW);
  1029. if (IS_ERR(fbi->shannon_lcden))
  1030. return PTR_ERR(fbi->shannon_lcden);
  1031. /* Initialize video memory */
  1032. ret = sa1100fb_map_video_memory(fbi);
  1033. if (ret)
  1034. return ret;
  1035. /*
  1036. * This makes sure that our colour bitfield
  1037. * descriptors are correctly initialised.
  1038. */
  1039. sa1100fb_check_var(&fbi->fb.var, &fbi->fb);
  1040. platform_set_drvdata(pdev, fbi);
  1041. ret = register_framebuffer(&fbi->fb);
  1042. if (ret < 0) {
  1043. dma_free_wc(fbi->dev, fbi->map_size, fbi->map_cpu,
  1044. fbi->map_dma);
  1045. return ret;
  1046. }
  1047. #ifdef CONFIG_CPU_FREQ
  1048. fbi->freq_transition.notifier_call = sa1100fb_freq_transition;
  1049. cpufreq_register_notifier(&fbi->freq_transition, CPUFREQ_TRANSITION_NOTIFIER);
  1050. #endif
  1051. /* This driver cannot be unloaded at the moment */
  1052. return 0;
  1053. }
  1054. static struct platform_driver sa1100fb_driver = {
  1055. .probe = sa1100fb_probe,
  1056. .suspend = sa1100fb_suspend,
  1057. .resume = sa1100fb_resume,
  1058. .driver = {
  1059. .name = "sa11x0-fb",
  1060. },
  1061. };
  1062. int __init sa1100fb_init(void)
  1063. {
  1064. if (fb_get_options("sa1100fb", NULL))
  1065. return -ENODEV;
  1066. return platform_driver_register(&sa1100fb_driver);
  1067. }
  1068. module_init(sa1100fb_init);
  1069. MODULE_DESCRIPTION("StrongARM-1100/1110 framebuffer driver");
  1070. MODULE_LICENSE("GPL");