xr_serial.c 24 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026
  1. // SPDX-License-Identifier: GPL-2.0+
  2. /*
  3. * MaxLinear/Exar USB to Serial driver
  4. *
  5. * Copyright (c) 2020 Manivannan Sadhasivam <[email protected]>
  6. * Copyright (c) 2021 Johan Hovold <[email protected]>
  7. *
  8. * Based on the initial driver written by Patong Yang:
  9. *
  10. * https://lore.kernel.org/r/20180404070634.nhspvmxcjwfgjkcv@advantechmxl-desktop
  11. *
  12. * Copyright (c) 2018 Patong Yang <[email protected]>
  13. */
  14. #include <linux/kernel.h>
  15. #include <linux/module.h>
  16. #include <linux/slab.h>
  17. #include <linux/tty.h>
  18. #include <linux/usb.h>
  19. #include <linux/usb/cdc.h>
  20. #include <linux/usb/serial.h>
  21. struct xr_txrx_clk_mask {
  22. u16 tx;
  23. u16 rx0;
  24. u16 rx1;
  25. };
  26. #define XR_INT_OSC_HZ 48000000U
  27. #define XR21V141X_MIN_SPEED 46U
  28. #define XR21V141X_MAX_SPEED XR_INT_OSC_HZ
  29. /* XR21V141X register blocks */
  30. #define XR21V141X_UART_REG_BLOCK 0
  31. #define XR21V141X_UM_REG_BLOCK 4
  32. #define XR21V141X_UART_CUSTOM_BLOCK 0x66
  33. /* XR21V141X UART registers */
  34. #define XR21V141X_CLOCK_DIVISOR_0 0x04
  35. #define XR21V141X_CLOCK_DIVISOR_1 0x05
  36. #define XR21V141X_CLOCK_DIVISOR_2 0x06
  37. #define XR21V141X_TX_CLOCK_MASK_0 0x07
  38. #define XR21V141X_TX_CLOCK_MASK_1 0x08
  39. #define XR21V141X_RX_CLOCK_MASK_0 0x09
  40. #define XR21V141X_RX_CLOCK_MASK_1 0x0a
  41. #define XR21V141X_REG_FORMAT 0x0b
  42. /* XR21V141X UART Manager registers */
  43. #define XR21V141X_UM_FIFO_ENABLE_REG 0x10
  44. #define XR21V141X_UM_ENABLE_TX_FIFO 0x01
  45. #define XR21V141X_UM_ENABLE_RX_FIFO 0x02
  46. #define XR21V141X_UM_RX_FIFO_RESET 0x18
  47. #define XR21V141X_UM_TX_FIFO_RESET 0x1c
  48. #define XR_UART_ENABLE_TX 0x1
  49. #define XR_UART_ENABLE_RX 0x2
  50. #define XR_GPIO_RI BIT(0)
  51. #define XR_GPIO_CD BIT(1)
  52. #define XR_GPIO_DSR BIT(2)
  53. #define XR_GPIO_DTR BIT(3)
  54. #define XR_GPIO_CTS BIT(4)
  55. #define XR_GPIO_RTS BIT(5)
  56. #define XR_GPIO_CLK BIT(6)
  57. #define XR_GPIO_XEN BIT(7)
  58. #define XR_GPIO_TXT BIT(8)
  59. #define XR_GPIO_RXT BIT(9)
  60. #define XR_UART_DATA_MASK GENMASK(3, 0)
  61. #define XR_UART_DATA_7 0x7
  62. #define XR_UART_DATA_8 0x8
  63. #define XR_UART_PARITY_MASK GENMASK(6, 4)
  64. #define XR_UART_PARITY_SHIFT 4
  65. #define XR_UART_PARITY_NONE (0x0 << XR_UART_PARITY_SHIFT)
  66. #define XR_UART_PARITY_ODD (0x1 << XR_UART_PARITY_SHIFT)
  67. #define XR_UART_PARITY_EVEN (0x2 << XR_UART_PARITY_SHIFT)
  68. #define XR_UART_PARITY_MARK (0x3 << XR_UART_PARITY_SHIFT)
  69. #define XR_UART_PARITY_SPACE (0x4 << XR_UART_PARITY_SHIFT)
  70. #define XR_UART_STOP_MASK BIT(7)
  71. #define XR_UART_STOP_SHIFT 7
  72. #define XR_UART_STOP_1 (0x0 << XR_UART_STOP_SHIFT)
  73. #define XR_UART_STOP_2 (0x1 << XR_UART_STOP_SHIFT)
  74. #define XR_UART_FLOW_MODE_NONE 0x0
  75. #define XR_UART_FLOW_MODE_HW 0x1
  76. #define XR_UART_FLOW_MODE_SW 0x2
  77. #define XR_GPIO_MODE_SEL_MASK GENMASK(2, 0)
  78. #define XR_GPIO_MODE_SEL_RTS_CTS 0x1
  79. #define XR_GPIO_MODE_SEL_DTR_DSR 0x2
  80. #define XR_GPIO_MODE_SEL_RS485 0x3
  81. #define XR_GPIO_MODE_SEL_RS485_ADDR 0x4
  82. #define XR_GPIO_MODE_TX_TOGGLE 0x100
  83. #define XR_GPIO_MODE_RX_TOGGLE 0x200
  84. #define XR_FIFO_RESET 0x1
  85. #define XR_CUSTOM_DRIVER_ACTIVE 0x1
  86. static int xr21v141x_uart_enable(struct usb_serial_port *port);
  87. static int xr21v141x_uart_disable(struct usb_serial_port *port);
  88. static int xr21v141x_fifo_reset(struct usb_serial_port *port);
  89. static void xr21v141x_set_line_settings(struct tty_struct *tty,
  90. struct usb_serial_port *port,
  91. const struct ktermios *old_termios);
  92. struct xr_type {
  93. int reg_width;
  94. u8 reg_recipient;
  95. u8 set_reg;
  96. u8 get_reg;
  97. u16 uart_enable;
  98. u16 flow_control;
  99. u16 xon_char;
  100. u16 xoff_char;
  101. u16 tx_break;
  102. u16 gpio_mode;
  103. u16 gpio_direction;
  104. u16 gpio_set;
  105. u16 gpio_clear;
  106. u16 gpio_status;
  107. u16 tx_fifo_reset;
  108. u16 rx_fifo_reset;
  109. u16 custom_driver;
  110. bool have_5_6_bit_mode;
  111. bool have_xmit_toggle;
  112. int (*enable)(struct usb_serial_port *port);
  113. int (*disable)(struct usb_serial_port *port);
  114. int (*fifo_reset)(struct usb_serial_port *port);
  115. void (*set_line_settings)(struct tty_struct *tty,
  116. struct usb_serial_port *port,
  117. const struct ktermios *old_termios);
  118. };
  119. enum xr_type_id {
  120. XR21V141X,
  121. XR21B142X,
  122. XR21B1411,
  123. XR2280X,
  124. XR_TYPE_COUNT,
  125. };
  126. static const struct xr_type xr_types[] = {
  127. [XR21V141X] = {
  128. .reg_width = 8,
  129. .reg_recipient = USB_RECIP_DEVICE,
  130. .set_reg = 0x00,
  131. .get_reg = 0x01,
  132. .uart_enable = 0x03,
  133. .flow_control = 0x0c,
  134. .xon_char = 0x10,
  135. .xoff_char = 0x11,
  136. .tx_break = 0x14,
  137. .gpio_mode = 0x1a,
  138. .gpio_direction = 0x1b,
  139. .gpio_set = 0x1d,
  140. .gpio_clear = 0x1e,
  141. .gpio_status = 0x1f,
  142. .enable = xr21v141x_uart_enable,
  143. .disable = xr21v141x_uart_disable,
  144. .fifo_reset = xr21v141x_fifo_reset,
  145. .set_line_settings = xr21v141x_set_line_settings,
  146. },
  147. [XR21B142X] = {
  148. .reg_width = 16,
  149. .reg_recipient = USB_RECIP_INTERFACE,
  150. .set_reg = 0x00,
  151. .get_reg = 0x00,
  152. .uart_enable = 0x00,
  153. .flow_control = 0x06,
  154. .xon_char = 0x07,
  155. .xoff_char = 0x08,
  156. .tx_break = 0x0a,
  157. .gpio_mode = 0x0c,
  158. .gpio_direction = 0x0d,
  159. .gpio_set = 0x0e,
  160. .gpio_clear = 0x0f,
  161. .gpio_status = 0x10,
  162. .tx_fifo_reset = 0x40,
  163. .rx_fifo_reset = 0x43,
  164. .custom_driver = 0x60,
  165. .have_5_6_bit_mode = true,
  166. .have_xmit_toggle = true,
  167. },
  168. [XR21B1411] = {
  169. .reg_width = 12,
  170. .reg_recipient = USB_RECIP_DEVICE,
  171. .set_reg = 0x00,
  172. .get_reg = 0x01,
  173. .uart_enable = 0xc00,
  174. .flow_control = 0xc06,
  175. .xon_char = 0xc07,
  176. .xoff_char = 0xc08,
  177. .tx_break = 0xc0a,
  178. .gpio_mode = 0xc0c,
  179. .gpio_direction = 0xc0d,
  180. .gpio_set = 0xc0e,
  181. .gpio_clear = 0xc0f,
  182. .gpio_status = 0xc10,
  183. .tx_fifo_reset = 0xc80,
  184. .rx_fifo_reset = 0xcc0,
  185. .custom_driver = 0x20d,
  186. },
  187. [XR2280X] = {
  188. .reg_width = 16,
  189. .reg_recipient = USB_RECIP_DEVICE,
  190. .set_reg = 0x05,
  191. .get_reg = 0x05,
  192. .uart_enable = 0x40,
  193. .flow_control = 0x46,
  194. .xon_char = 0x47,
  195. .xoff_char = 0x48,
  196. .tx_break = 0x4a,
  197. .gpio_mode = 0x4c,
  198. .gpio_direction = 0x4d,
  199. .gpio_set = 0x4e,
  200. .gpio_clear = 0x4f,
  201. .gpio_status = 0x50,
  202. .tx_fifo_reset = 0x60,
  203. .rx_fifo_reset = 0x63,
  204. .custom_driver = 0x81,
  205. },
  206. };
  207. struct xr_data {
  208. const struct xr_type *type;
  209. u8 channel; /* zero-based index or interface number */
  210. };
  211. static int xr_set_reg(struct usb_serial_port *port, u8 channel, u16 reg, u16 val)
  212. {
  213. struct xr_data *data = usb_get_serial_port_data(port);
  214. const struct xr_type *type = data->type;
  215. struct usb_serial *serial = port->serial;
  216. int ret;
  217. ret = usb_control_msg(serial->dev, usb_sndctrlpipe(serial->dev, 0),
  218. type->set_reg,
  219. USB_DIR_OUT | USB_TYPE_VENDOR | type->reg_recipient,
  220. val, (channel << 8) | reg, NULL, 0,
  221. USB_CTRL_SET_TIMEOUT);
  222. if (ret < 0) {
  223. dev_err(&port->dev, "Failed to set reg 0x%02x: %d\n", reg, ret);
  224. return ret;
  225. }
  226. return 0;
  227. }
  228. static int xr_get_reg(struct usb_serial_port *port, u8 channel, u16 reg, u16 *val)
  229. {
  230. struct xr_data *data = usb_get_serial_port_data(port);
  231. const struct xr_type *type = data->type;
  232. struct usb_serial *serial = port->serial;
  233. u8 *dmabuf;
  234. int ret, len;
  235. if (type->reg_width == 8)
  236. len = 1;
  237. else
  238. len = 2;
  239. dmabuf = kmalloc(len, GFP_KERNEL);
  240. if (!dmabuf)
  241. return -ENOMEM;
  242. ret = usb_control_msg(serial->dev, usb_rcvctrlpipe(serial->dev, 0),
  243. type->get_reg,
  244. USB_DIR_IN | USB_TYPE_VENDOR | type->reg_recipient,
  245. 0, (channel << 8) | reg, dmabuf, len,
  246. USB_CTRL_GET_TIMEOUT);
  247. if (ret == len) {
  248. if (len == 2)
  249. *val = le16_to_cpup((__le16 *)dmabuf);
  250. else
  251. *val = *dmabuf;
  252. ret = 0;
  253. } else {
  254. dev_err(&port->dev, "Failed to get reg 0x%02x: %d\n", reg, ret);
  255. if (ret >= 0)
  256. ret = -EIO;
  257. }
  258. kfree(dmabuf);
  259. return ret;
  260. }
  261. static int xr_set_reg_uart(struct usb_serial_port *port, u16 reg, u16 val)
  262. {
  263. struct xr_data *data = usb_get_serial_port_data(port);
  264. return xr_set_reg(port, data->channel, reg, val);
  265. }
  266. static int xr_get_reg_uart(struct usb_serial_port *port, u16 reg, u16 *val)
  267. {
  268. struct xr_data *data = usb_get_serial_port_data(port);
  269. return xr_get_reg(port, data->channel, reg, val);
  270. }
  271. static int xr_set_reg_um(struct usb_serial_port *port, u8 reg_base, u8 val)
  272. {
  273. struct xr_data *data = usb_get_serial_port_data(port);
  274. u8 reg;
  275. reg = reg_base + data->channel;
  276. return xr_set_reg(port, XR21V141X_UM_REG_BLOCK, reg, val);
  277. }
  278. static int __xr_uart_enable(struct usb_serial_port *port)
  279. {
  280. struct xr_data *data = usb_get_serial_port_data(port);
  281. return xr_set_reg_uart(port, data->type->uart_enable,
  282. XR_UART_ENABLE_TX | XR_UART_ENABLE_RX);
  283. }
  284. static int __xr_uart_disable(struct usb_serial_port *port)
  285. {
  286. struct xr_data *data = usb_get_serial_port_data(port);
  287. return xr_set_reg_uart(port, data->type->uart_enable, 0);
  288. }
  289. /*
  290. * According to datasheet, below is the recommended sequence for enabling UART
  291. * module in XR21V141X:
  292. *
  293. * Enable Tx FIFO
  294. * Enable Tx and Rx
  295. * Enable Rx FIFO
  296. */
  297. static int xr21v141x_uart_enable(struct usb_serial_port *port)
  298. {
  299. int ret;
  300. ret = xr_set_reg_um(port, XR21V141X_UM_FIFO_ENABLE_REG,
  301. XR21V141X_UM_ENABLE_TX_FIFO);
  302. if (ret)
  303. return ret;
  304. ret = __xr_uart_enable(port);
  305. if (ret)
  306. return ret;
  307. ret = xr_set_reg_um(port, XR21V141X_UM_FIFO_ENABLE_REG,
  308. XR21V141X_UM_ENABLE_TX_FIFO | XR21V141X_UM_ENABLE_RX_FIFO);
  309. if (ret)
  310. __xr_uart_disable(port);
  311. return ret;
  312. }
  313. static int xr21v141x_uart_disable(struct usb_serial_port *port)
  314. {
  315. int ret;
  316. ret = __xr_uart_disable(port);
  317. if (ret)
  318. return ret;
  319. ret = xr_set_reg_um(port, XR21V141X_UM_FIFO_ENABLE_REG, 0);
  320. return ret;
  321. }
  322. static int xr_uart_enable(struct usb_serial_port *port)
  323. {
  324. struct xr_data *data = usb_get_serial_port_data(port);
  325. if (data->type->enable)
  326. return data->type->enable(port);
  327. return __xr_uart_enable(port);
  328. }
  329. static int xr_uart_disable(struct usb_serial_port *port)
  330. {
  331. struct xr_data *data = usb_get_serial_port_data(port);
  332. if (data->type->disable)
  333. return data->type->disable(port);
  334. return __xr_uart_disable(port);
  335. }
  336. static int xr21v141x_fifo_reset(struct usb_serial_port *port)
  337. {
  338. int ret;
  339. ret = xr_set_reg_um(port, XR21V141X_UM_TX_FIFO_RESET, XR_FIFO_RESET);
  340. if (ret)
  341. return ret;
  342. ret = xr_set_reg_um(port, XR21V141X_UM_RX_FIFO_RESET, XR_FIFO_RESET);
  343. if (ret)
  344. return ret;
  345. return 0;
  346. }
  347. static int xr_fifo_reset(struct usb_serial_port *port)
  348. {
  349. struct xr_data *data = usb_get_serial_port_data(port);
  350. int ret;
  351. if (data->type->fifo_reset)
  352. return data->type->fifo_reset(port);
  353. ret = xr_set_reg_uart(port, data->type->tx_fifo_reset, XR_FIFO_RESET);
  354. if (ret)
  355. return ret;
  356. ret = xr_set_reg_uart(port, data->type->rx_fifo_reset, XR_FIFO_RESET);
  357. if (ret)
  358. return ret;
  359. return 0;
  360. }
  361. static int xr_tiocmget(struct tty_struct *tty)
  362. {
  363. struct usb_serial_port *port = tty->driver_data;
  364. struct xr_data *data = usb_get_serial_port_data(port);
  365. u16 status;
  366. int ret;
  367. ret = xr_get_reg_uart(port, data->type->gpio_status, &status);
  368. if (ret)
  369. return ret;
  370. /*
  371. * Modem control pins are active low, so reading '0' means it is active
  372. * and '1' means not active.
  373. */
  374. ret = ((status & XR_GPIO_DTR) ? 0 : TIOCM_DTR) |
  375. ((status & XR_GPIO_RTS) ? 0 : TIOCM_RTS) |
  376. ((status & XR_GPIO_CTS) ? 0 : TIOCM_CTS) |
  377. ((status & XR_GPIO_DSR) ? 0 : TIOCM_DSR) |
  378. ((status & XR_GPIO_RI) ? 0 : TIOCM_RI) |
  379. ((status & XR_GPIO_CD) ? 0 : TIOCM_CD);
  380. return ret;
  381. }
  382. static int xr_tiocmset_port(struct usb_serial_port *port,
  383. unsigned int set, unsigned int clear)
  384. {
  385. struct xr_data *data = usb_get_serial_port_data(port);
  386. const struct xr_type *type = data->type;
  387. u16 gpio_set = 0;
  388. u16 gpio_clr = 0;
  389. int ret = 0;
  390. /* Modem control pins are active low, so set & clr are swapped */
  391. if (set & TIOCM_RTS)
  392. gpio_clr |= XR_GPIO_RTS;
  393. if (set & TIOCM_DTR)
  394. gpio_clr |= XR_GPIO_DTR;
  395. if (clear & TIOCM_RTS)
  396. gpio_set |= XR_GPIO_RTS;
  397. if (clear & TIOCM_DTR)
  398. gpio_set |= XR_GPIO_DTR;
  399. /* Writing '0' to gpio_{set/clr} bits has no effect, so no need to do */
  400. if (gpio_clr)
  401. ret = xr_set_reg_uart(port, type->gpio_clear, gpio_clr);
  402. if (gpio_set)
  403. ret = xr_set_reg_uart(port, type->gpio_set, gpio_set);
  404. return ret;
  405. }
  406. static int xr_tiocmset(struct tty_struct *tty,
  407. unsigned int set, unsigned int clear)
  408. {
  409. struct usb_serial_port *port = tty->driver_data;
  410. return xr_tiocmset_port(port, set, clear);
  411. }
  412. static void xr_dtr_rts(struct usb_serial_port *port, int on)
  413. {
  414. if (on)
  415. xr_tiocmset_port(port, TIOCM_DTR | TIOCM_RTS, 0);
  416. else
  417. xr_tiocmset_port(port, 0, TIOCM_DTR | TIOCM_RTS);
  418. }
  419. static void xr_break_ctl(struct tty_struct *tty, int break_state)
  420. {
  421. struct usb_serial_port *port = tty->driver_data;
  422. struct xr_data *data = usb_get_serial_port_data(port);
  423. const struct xr_type *type = data->type;
  424. u16 state;
  425. if (break_state == 0)
  426. state = 0;
  427. else
  428. state = GENMASK(type->reg_width - 1, 0);
  429. dev_dbg(&port->dev, "Turning break %s\n", state == 0 ? "off" : "on");
  430. xr_set_reg_uart(port, type->tx_break, state);
  431. }
  432. /* Tx and Rx clock mask values obtained from section 3.3.4 of datasheet */
  433. static const struct xr_txrx_clk_mask xr21v141x_txrx_clk_masks[] = {
  434. { 0x000, 0x000, 0x000 },
  435. { 0x000, 0x000, 0x000 },
  436. { 0x100, 0x000, 0x100 },
  437. { 0x020, 0x400, 0x020 },
  438. { 0x010, 0x100, 0x010 },
  439. { 0x208, 0x040, 0x208 },
  440. { 0x104, 0x820, 0x108 },
  441. { 0x844, 0x210, 0x884 },
  442. { 0x444, 0x110, 0x444 },
  443. { 0x122, 0x888, 0x224 },
  444. { 0x912, 0x448, 0x924 },
  445. { 0x492, 0x248, 0x492 },
  446. { 0x252, 0x928, 0x292 },
  447. { 0x94a, 0x4a4, 0xa52 },
  448. { 0x52a, 0xaa4, 0x54a },
  449. { 0xaaa, 0x954, 0x4aa },
  450. { 0xaaa, 0x554, 0xaaa },
  451. { 0x555, 0xad4, 0x5aa },
  452. { 0xb55, 0xab4, 0x55a },
  453. { 0x6b5, 0x5ac, 0xb56 },
  454. { 0x5b5, 0xd6c, 0x6d6 },
  455. { 0xb6d, 0xb6a, 0xdb6 },
  456. { 0x76d, 0x6da, 0xbb6 },
  457. { 0xedd, 0xdda, 0x76e },
  458. { 0xddd, 0xbba, 0xeee },
  459. { 0x7bb, 0xf7a, 0xdde },
  460. { 0xf7b, 0xef6, 0x7de },
  461. { 0xdf7, 0xbf6, 0xf7e },
  462. { 0x7f7, 0xfee, 0xefe },
  463. { 0xfdf, 0xfbe, 0x7fe },
  464. { 0xf7f, 0xefe, 0xffe },
  465. { 0xfff, 0xffe, 0xffd },
  466. };
  467. static int xr21v141x_set_baudrate(struct tty_struct *tty, struct usb_serial_port *port)
  468. {
  469. u32 divisor, baud, idx;
  470. u16 tx_mask, rx_mask;
  471. int ret;
  472. baud = tty->termios.c_ospeed;
  473. if (!baud)
  474. return 0;
  475. baud = clamp(baud, XR21V141X_MIN_SPEED, XR21V141X_MAX_SPEED);
  476. divisor = XR_INT_OSC_HZ / baud;
  477. idx = ((32 * XR_INT_OSC_HZ) / baud) & 0x1f;
  478. tx_mask = xr21v141x_txrx_clk_masks[idx].tx;
  479. if (divisor & 0x01)
  480. rx_mask = xr21v141x_txrx_clk_masks[idx].rx1;
  481. else
  482. rx_mask = xr21v141x_txrx_clk_masks[idx].rx0;
  483. dev_dbg(&port->dev, "Setting baud rate: %u\n", baud);
  484. /*
  485. * XR21V141X uses fractional baud rate generator with 48MHz internal
  486. * oscillator and 19-bit programmable divisor. So theoretically it can
  487. * generate most commonly used baud rates with high accuracy.
  488. */
  489. ret = xr_set_reg_uart(port, XR21V141X_CLOCK_DIVISOR_0,
  490. divisor & 0xff);
  491. if (ret)
  492. return ret;
  493. ret = xr_set_reg_uart(port, XR21V141X_CLOCK_DIVISOR_1,
  494. (divisor >> 8) & 0xff);
  495. if (ret)
  496. return ret;
  497. ret = xr_set_reg_uart(port, XR21V141X_CLOCK_DIVISOR_2,
  498. (divisor >> 16) & 0xff);
  499. if (ret)
  500. return ret;
  501. ret = xr_set_reg_uart(port, XR21V141X_TX_CLOCK_MASK_0,
  502. tx_mask & 0xff);
  503. if (ret)
  504. return ret;
  505. ret = xr_set_reg_uart(port, XR21V141X_TX_CLOCK_MASK_1,
  506. (tx_mask >> 8) & 0xff);
  507. if (ret)
  508. return ret;
  509. ret = xr_set_reg_uart(port, XR21V141X_RX_CLOCK_MASK_0,
  510. rx_mask & 0xff);
  511. if (ret)
  512. return ret;
  513. ret = xr_set_reg_uart(port, XR21V141X_RX_CLOCK_MASK_1,
  514. (rx_mask >> 8) & 0xff);
  515. if (ret)
  516. return ret;
  517. tty_encode_baud_rate(tty, baud, baud);
  518. return 0;
  519. }
  520. static void xr_set_flow_mode(struct tty_struct *tty,
  521. struct usb_serial_port *port,
  522. const struct ktermios *old_termios)
  523. {
  524. struct xr_data *data = usb_get_serial_port_data(port);
  525. const struct xr_type *type = data->type;
  526. u16 flow, gpio_mode;
  527. int ret;
  528. ret = xr_get_reg_uart(port, type->gpio_mode, &gpio_mode);
  529. if (ret)
  530. return;
  531. /*
  532. * According to the datasheets, the UART needs to be disabled while
  533. * writing to the FLOW_CONTROL register (XR21V141X), or any register
  534. * but GPIO_SET, GPIO_CLEAR, TX_BREAK and ERROR_STATUS (XR21B142X).
  535. */
  536. xr_uart_disable(port);
  537. /* Set GPIO mode for controlling the pins manually by default. */
  538. gpio_mode &= ~XR_GPIO_MODE_SEL_MASK;
  539. if (C_CRTSCTS(tty) && C_BAUD(tty) != B0) {
  540. dev_dbg(&port->dev, "Enabling hardware flow ctrl\n");
  541. gpio_mode |= XR_GPIO_MODE_SEL_RTS_CTS;
  542. flow = XR_UART_FLOW_MODE_HW;
  543. } else if (I_IXON(tty)) {
  544. u8 start_char = START_CHAR(tty);
  545. u8 stop_char = STOP_CHAR(tty);
  546. dev_dbg(&port->dev, "Enabling sw flow ctrl\n");
  547. flow = XR_UART_FLOW_MODE_SW;
  548. xr_set_reg_uart(port, type->xon_char, start_char);
  549. xr_set_reg_uart(port, type->xoff_char, stop_char);
  550. } else {
  551. dev_dbg(&port->dev, "Disabling flow ctrl\n");
  552. flow = XR_UART_FLOW_MODE_NONE;
  553. }
  554. xr_set_reg_uart(port, type->flow_control, flow);
  555. xr_set_reg_uart(port, type->gpio_mode, gpio_mode);
  556. xr_uart_enable(port);
  557. if (C_BAUD(tty) == B0)
  558. xr_dtr_rts(port, 0);
  559. else if (old_termios && (old_termios->c_cflag & CBAUD) == B0)
  560. xr_dtr_rts(port, 1);
  561. }
  562. static void xr21v141x_set_line_settings(struct tty_struct *tty,
  563. struct usb_serial_port *port,
  564. const struct ktermios *old_termios)
  565. {
  566. struct ktermios *termios = &tty->termios;
  567. u8 bits = 0;
  568. int ret;
  569. if (!old_termios || (tty->termios.c_ospeed != old_termios->c_ospeed))
  570. xr21v141x_set_baudrate(tty, port);
  571. switch (C_CSIZE(tty)) {
  572. case CS5:
  573. case CS6:
  574. /* CS5 and CS6 are not supported, so just restore old setting */
  575. termios->c_cflag &= ~CSIZE;
  576. if (old_termios)
  577. termios->c_cflag |= old_termios->c_cflag & CSIZE;
  578. else
  579. termios->c_cflag |= CS8;
  580. if (C_CSIZE(tty) == CS7)
  581. bits |= XR_UART_DATA_7;
  582. else
  583. bits |= XR_UART_DATA_8;
  584. break;
  585. case CS7:
  586. bits |= XR_UART_DATA_7;
  587. break;
  588. case CS8:
  589. default:
  590. bits |= XR_UART_DATA_8;
  591. break;
  592. }
  593. if (C_PARENB(tty)) {
  594. if (C_CMSPAR(tty)) {
  595. if (C_PARODD(tty))
  596. bits |= XR_UART_PARITY_MARK;
  597. else
  598. bits |= XR_UART_PARITY_SPACE;
  599. } else {
  600. if (C_PARODD(tty))
  601. bits |= XR_UART_PARITY_ODD;
  602. else
  603. bits |= XR_UART_PARITY_EVEN;
  604. }
  605. }
  606. if (C_CSTOPB(tty))
  607. bits |= XR_UART_STOP_2;
  608. else
  609. bits |= XR_UART_STOP_1;
  610. ret = xr_set_reg_uart(port, XR21V141X_REG_FORMAT, bits);
  611. if (ret)
  612. return;
  613. }
  614. static void xr_cdc_set_line_coding(struct tty_struct *tty,
  615. struct usb_serial_port *port,
  616. const struct ktermios *old_termios)
  617. {
  618. struct xr_data *data = usb_get_serial_port_data(port);
  619. struct usb_host_interface *alt = port->serial->interface->cur_altsetting;
  620. struct usb_device *udev = port->serial->dev;
  621. struct usb_cdc_line_coding *lc;
  622. int ret;
  623. lc = kzalloc(sizeof(*lc), GFP_KERNEL);
  624. if (!lc)
  625. return;
  626. if (tty->termios.c_ospeed)
  627. lc->dwDTERate = cpu_to_le32(tty->termios.c_ospeed);
  628. else if (old_termios)
  629. lc->dwDTERate = cpu_to_le32(old_termios->c_ospeed);
  630. else
  631. lc->dwDTERate = cpu_to_le32(9600);
  632. if (C_CSTOPB(tty))
  633. lc->bCharFormat = USB_CDC_2_STOP_BITS;
  634. else
  635. lc->bCharFormat = USB_CDC_1_STOP_BITS;
  636. if (C_PARENB(tty)) {
  637. if (C_CMSPAR(tty)) {
  638. if (C_PARODD(tty))
  639. lc->bParityType = USB_CDC_MARK_PARITY;
  640. else
  641. lc->bParityType = USB_CDC_SPACE_PARITY;
  642. } else {
  643. if (C_PARODD(tty))
  644. lc->bParityType = USB_CDC_ODD_PARITY;
  645. else
  646. lc->bParityType = USB_CDC_EVEN_PARITY;
  647. }
  648. } else {
  649. lc->bParityType = USB_CDC_NO_PARITY;
  650. }
  651. if (!data->type->have_5_6_bit_mode &&
  652. (C_CSIZE(tty) == CS5 || C_CSIZE(tty) == CS6)) {
  653. tty->termios.c_cflag &= ~CSIZE;
  654. if (old_termios)
  655. tty->termios.c_cflag |= old_termios->c_cflag & CSIZE;
  656. else
  657. tty->termios.c_cflag |= CS8;
  658. }
  659. switch (C_CSIZE(tty)) {
  660. case CS5:
  661. lc->bDataBits = 5;
  662. break;
  663. case CS6:
  664. lc->bDataBits = 6;
  665. break;
  666. case CS7:
  667. lc->bDataBits = 7;
  668. break;
  669. case CS8:
  670. default:
  671. lc->bDataBits = 8;
  672. break;
  673. }
  674. ret = usb_control_msg(udev, usb_sndctrlpipe(udev, 0),
  675. USB_CDC_REQ_SET_LINE_CODING,
  676. USB_TYPE_CLASS | USB_RECIP_INTERFACE,
  677. 0, alt->desc.bInterfaceNumber,
  678. lc, sizeof(*lc), USB_CTRL_SET_TIMEOUT);
  679. if (ret < 0)
  680. dev_err(&port->dev, "Failed to set line coding: %d\n", ret);
  681. kfree(lc);
  682. }
  683. static void xr_set_termios(struct tty_struct *tty,
  684. struct usb_serial_port *port,
  685. const struct ktermios *old_termios)
  686. {
  687. struct xr_data *data = usb_get_serial_port_data(port);
  688. /*
  689. * XR21V141X does not have a CUSTOM_DRIVER flag and always enters CDC
  690. * mode upon receiving CDC requests.
  691. */
  692. if (data->type->set_line_settings)
  693. data->type->set_line_settings(tty, port, old_termios);
  694. else
  695. xr_cdc_set_line_coding(tty, port, old_termios);
  696. xr_set_flow_mode(tty, port, old_termios);
  697. }
  698. static int xr_open(struct tty_struct *tty, struct usb_serial_port *port)
  699. {
  700. int ret;
  701. ret = xr_fifo_reset(port);
  702. if (ret)
  703. return ret;
  704. ret = xr_uart_enable(port);
  705. if (ret) {
  706. dev_err(&port->dev, "Failed to enable UART\n");
  707. return ret;
  708. }
  709. /* Setup termios */
  710. if (tty)
  711. xr_set_termios(tty, port, NULL);
  712. ret = usb_serial_generic_open(tty, port);
  713. if (ret) {
  714. xr_uart_disable(port);
  715. return ret;
  716. }
  717. return 0;
  718. }
  719. static void xr_close(struct usb_serial_port *port)
  720. {
  721. usb_serial_generic_close(port);
  722. xr_uart_disable(port);
  723. }
  724. static int xr_probe(struct usb_serial *serial, const struct usb_device_id *id)
  725. {
  726. struct usb_interface *control = serial->interface;
  727. struct usb_host_interface *alt = control->cur_altsetting;
  728. struct usb_cdc_parsed_header hdrs;
  729. struct usb_cdc_union_desc *desc;
  730. struct usb_interface *data;
  731. int ret;
  732. ret = cdc_parse_cdc_header(&hdrs, control, alt->extra, alt->extralen);
  733. if (ret < 0)
  734. return -ENODEV;
  735. desc = hdrs.usb_cdc_union_desc;
  736. if (!desc)
  737. return -ENODEV;
  738. data = usb_ifnum_to_if(serial->dev, desc->bSlaveInterface0);
  739. if (!data)
  740. return -ENODEV;
  741. ret = usb_serial_claim_interface(serial, data);
  742. if (ret)
  743. return ret;
  744. usb_set_serial_data(serial, (void *)id->driver_info);
  745. return 0;
  746. }
  747. static int xr_gpio_init(struct usb_serial_port *port, const struct xr_type *type)
  748. {
  749. u16 mask, mode;
  750. int ret;
  751. /*
  752. * Configure all pins as GPIO except for Receive and Transmit Toggle.
  753. */
  754. mode = 0;
  755. if (type->have_xmit_toggle)
  756. mode |= XR_GPIO_MODE_RX_TOGGLE | XR_GPIO_MODE_TX_TOGGLE;
  757. ret = xr_set_reg_uart(port, type->gpio_mode, mode);
  758. if (ret)
  759. return ret;
  760. /*
  761. * Configure DTR and RTS as outputs and make sure they are deasserted
  762. * (active low), and configure RI, CD, DSR and CTS as inputs.
  763. */
  764. mask = XR_GPIO_DTR | XR_GPIO_RTS;
  765. ret = xr_set_reg_uart(port, type->gpio_direction, mask);
  766. if (ret)
  767. return ret;
  768. ret = xr_set_reg_uart(port, type->gpio_set, mask);
  769. if (ret)
  770. return ret;
  771. return 0;
  772. }
  773. static int xr_port_probe(struct usb_serial_port *port)
  774. {
  775. struct usb_interface_descriptor *desc;
  776. const struct xr_type *type;
  777. struct xr_data *data;
  778. enum xr_type_id type_id;
  779. int ret;
  780. type_id = (int)(unsigned long)usb_get_serial_data(port->serial);
  781. type = &xr_types[type_id];
  782. data = kzalloc(sizeof(*data), GFP_KERNEL);
  783. if (!data)
  784. return -ENOMEM;
  785. data->type = type;
  786. desc = &port->serial->interface->cur_altsetting->desc;
  787. if (type_id == XR21V141X)
  788. data->channel = desc->bInterfaceNumber / 2;
  789. else
  790. data->channel = desc->bInterfaceNumber;
  791. usb_set_serial_port_data(port, data);
  792. if (type->custom_driver) {
  793. ret = xr_set_reg_uart(port, type->custom_driver,
  794. XR_CUSTOM_DRIVER_ACTIVE);
  795. if (ret)
  796. goto err_free;
  797. }
  798. ret = xr_gpio_init(port, type);
  799. if (ret)
  800. goto err_free;
  801. return 0;
  802. err_free:
  803. kfree(data);
  804. return ret;
  805. }
  806. static void xr_port_remove(struct usb_serial_port *port)
  807. {
  808. struct xr_data *data = usb_get_serial_port_data(port);
  809. kfree(data);
  810. }
  811. #define XR_DEVICE(vid, pid, type) \
  812. USB_DEVICE_INTERFACE_CLASS((vid), (pid), USB_CLASS_COMM), \
  813. .driver_info = (type)
  814. static const struct usb_device_id id_table[] = {
  815. { XR_DEVICE(0x04e2, 0x1400, XR2280X) },
  816. { XR_DEVICE(0x04e2, 0x1401, XR2280X) },
  817. { XR_DEVICE(0x04e2, 0x1402, XR2280X) },
  818. { XR_DEVICE(0x04e2, 0x1403, XR2280X) },
  819. { XR_DEVICE(0x04e2, 0x1410, XR21V141X) },
  820. { XR_DEVICE(0x04e2, 0x1411, XR21B1411) },
  821. { XR_DEVICE(0x04e2, 0x1412, XR21V141X) },
  822. { XR_DEVICE(0x04e2, 0x1414, XR21V141X) },
  823. { XR_DEVICE(0x04e2, 0x1420, XR21B142X) },
  824. { XR_DEVICE(0x04e2, 0x1422, XR21B142X) },
  825. { XR_DEVICE(0x04e2, 0x1424, XR21B142X) },
  826. { }
  827. };
  828. MODULE_DEVICE_TABLE(usb, id_table);
  829. static struct usb_serial_driver xr_device = {
  830. .driver = {
  831. .owner = THIS_MODULE,
  832. .name = "xr_serial",
  833. },
  834. .id_table = id_table,
  835. .num_ports = 1,
  836. .probe = xr_probe,
  837. .port_probe = xr_port_probe,
  838. .port_remove = xr_port_remove,
  839. .open = xr_open,
  840. .close = xr_close,
  841. .break_ctl = xr_break_ctl,
  842. .set_termios = xr_set_termios,
  843. .tiocmget = xr_tiocmget,
  844. .tiocmset = xr_tiocmset,
  845. .dtr_rts = xr_dtr_rts
  846. };
  847. static struct usb_serial_driver * const serial_drivers[] = {
  848. &xr_device, NULL
  849. };
  850. module_usb_serial_driver(serial_drivers, id_table);
  851. MODULE_AUTHOR("Manivannan Sadhasivam <[email protected]>");
  852. MODULE_DESCRIPTION("MaxLinear/Exar USB to Serial driver");
  853. MODULE_LICENSE("GPL");