tsens-dbg.c 6.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232
  1. // SPDX-License-Identifier: GPL-2.0-only
  2. /*
  3. * Copyright (c) 2017-2020, The Linux Foundation. All rights reserved.
  4. * Copyright (c) 2022-2023, Qualcomm Innovation Center, Inc. All rights reserved.
  5. */
  6. #include <asm/arch_timer.h>
  7. #include <linux/sched/clock.h>
  8. #include <linux/platform_device.h>
  9. #include <linux/module.h>
  10. #include "tsens2xxx.h"
  11. /* debug defines */
  12. #define TSENS_DBG_BUS_ID_0 0
  13. #define TSENS_DBG_BUS_ID_1 1
  14. #define TSENS_DBG_BUS_ID_2 2
  15. #define TSENS_DBG_BUS_ID_15 15
  16. #define TSENS_DEBUG_LOOP_COUNT_ID_0 2
  17. #define TSENS_DEBUG_LOOP_COUNT 5
  18. #define TSENS_DEBUG_STATUS_REG_START 10
  19. #define TSENS_DEBUG_OFFSET_RANGE 16
  20. #define TSENS_DEBUG_OFFSET_WORD1 0x4
  21. #define TSENS_DEBUG_OFFSET_WORD2 0x8
  22. #define TSENS_DEBUG_OFFSET_WORD3 0xc
  23. #define TSENS_DEBUG_OFFSET_ROW 0x10
  24. #define TSENS_DEBUG_DECIDEGC -950
  25. #define TSENS_DEBUG_CYCLE_MS 64
  26. #define TSENS_DEBUG_POLL_MS 200
  27. #define TSENS_DEBUG_BUS_ID2_MIN_CYCLE 50
  28. #define TSENS_DEBUG_BUS_ID2_MAX_CYCLE 51
  29. #define TSENS_DEBUG_ID_MASK_1_4 0xffffffe1
  30. #define DEBUG_SIZE 10
  31. #define TSENS_DEBUG_CONTROL(n) ((n) + 0x130)
  32. #define TSENS_DEBUG_DATA(n) ((n) + 0x134)
  33. struct tsens_dbg_func {
  34. int (*dbg_func)(struct tsens_device *data, u32 id, u32 dbg_type,
  35. int *temp);
  36. };
  37. static int tsens_dbg_log_temp_reads(struct tsens_device *data, u32 id,
  38. u32 dbg_type, int *temp)
  39. {
  40. struct tsens_sensor *sensor;
  41. struct tsens_device *tmdev = NULL;
  42. u32 idx = 0;
  43. if (!data)
  44. return -EINVAL;
  45. pr_debug("%d %d\n", id, dbg_type);
  46. tmdev = data;
  47. sensor = &tmdev->sensor[id];
  48. idx = tmdev->tsens_dbg.sensor_dbg_info[sensor->hw_id].idx;
  49. tmdev->tsens_dbg.sensor_dbg_info[sensor->hw_id].temp[idx%10] = *temp;
  50. tmdev->tsens_dbg.sensor_dbg_info[sensor->hw_id].time_stmp[idx%10] =
  51. sched_clock();
  52. idx++;
  53. tmdev->tsens_dbg.sensor_dbg_info[sensor->hw_id].idx = idx;
  54. TSENS_DBG(tmdev, "Sensor_id: %d temp: %d\n", id, *temp);
  55. return 0;
  56. }
  57. static int tsens_dbg_log_interrupt_timestamp(struct tsens_device *data,
  58. u32 id, u32 dbg_type, int *val)
  59. {
  60. struct tsens_device *tmdev = NULL;
  61. u32 idx = 0;
  62. if (!data)
  63. return -EINVAL;
  64. pr_debug("%d %d\n", id, dbg_type);
  65. tmdev = data;
  66. /* debug */
  67. idx = tmdev->tsens_dbg.irq_idx;
  68. tmdev->tsens_dbg.irq_time_stmp[idx%10] =
  69. sched_clock();
  70. tmdev->tsens_dbg.irq_idx++;
  71. return 0;
  72. }
  73. static int tsens_dbg_log_bus_id_data(struct tsens_device *data,
  74. u32 id, u32 dbg_type, int *val)
  75. {
  76. struct tsens_device *tmdev = NULL;
  77. u32 loop = 0, i = 0;
  78. uint32_t r1, r2, r3, r4, offset = 0;
  79. unsigned int debug_dump;
  80. unsigned int debug_id = 0, cntrl_id = 0;
  81. void __iomem *srot_addr;
  82. void __iomem *controller_id_addr;
  83. void __iomem *debug_id_addr;
  84. void __iomem *debug_data_addr;
  85. if (!data)
  86. return -EINVAL;
  87. pr_debug("%d %d\n", id, dbg_type);
  88. tmdev = data;
  89. controller_id_addr = TSENS_CONTROLLER_ID(tmdev->tsens_tm_addr);
  90. debug_id_addr = TSENS_DEBUG_CONTROL(tmdev->tsens_tm_addr);
  91. debug_data_addr = TSENS_DEBUG_DATA(tmdev->tsens_tm_addr);
  92. srot_addr = TSENS_CTRL_ADDR(tmdev->tsens_srot_addr);
  93. cntrl_id = readl_relaxed(controller_id_addr);
  94. TSENS_DUMP(tmdev, "TSENS Controller_id: 0x%x\n", cntrl_id);
  95. loop = 0;
  96. i = 0;
  97. debug_id = readl_relaxed(debug_id_addr);
  98. writel_relaxed((debug_id | (i << 1) | 1),
  99. TSENS_DEBUG_CONTROL(tmdev->tsens_tm_addr));
  100. while (loop < TSENS_DEBUG_LOOP_COUNT_ID_0) {
  101. debug_dump = readl_relaxed(debug_data_addr);
  102. r1 = readl_relaxed(debug_data_addr);
  103. r2 = readl_relaxed(debug_data_addr);
  104. r3 = readl_relaxed(debug_data_addr);
  105. r4 = readl_relaxed(debug_data_addr);
  106. TSENS_DUMP(tmdev,
  107. "ctl:%d, bus-id:%d val:0x%x, 0x%x, 0x%x, 0x%x, 0x%x\n",
  108. cntrl_id, i, debug_dump, r1, r2, r3, r4);
  109. loop++;
  110. }
  111. for (i = TSENS_DBG_BUS_ID_1; i <= TSENS_DBG_BUS_ID_15; i++) {
  112. loop = 0;
  113. debug_id = readl_relaxed(debug_id_addr);
  114. debug_id = debug_id & TSENS_DEBUG_ID_MASK_1_4;
  115. writel_relaxed((debug_id | (i << 1) | 1),
  116. TSENS_DEBUG_CONTROL(tmdev->tsens_tm_addr));
  117. while (loop < TSENS_DEBUG_LOOP_COUNT) {
  118. debug_dump = readl_relaxed(debug_data_addr);
  119. TSENS_DUMP(tmdev,
  120. "cntrl:%d, bus-id:%d with value: 0x%x\n",
  121. cntrl_id, i, debug_dump);
  122. if (i == TSENS_DBG_BUS_ID_2)
  123. usleep_range(
  124. TSENS_DEBUG_BUS_ID2_MIN_CYCLE,
  125. TSENS_DEBUG_BUS_ID2_MAX_CYCLE);
  126. loop++;
  127. }
  128. }
  129. TSENS_DUMP(tmdev, "Start of TSENS TM dump for ctr 0x%x\n",
  130. cntrl_id);
  131. for (i = 0; i < TSENS_DEBUG_OFFSET_RANGE; i++) {
  132. r1 = readl_relaxed(controller_id_addr + offset);
  133. r2 = readl_relaxed(controller_id_addr + (offset +
  134. TSENS_DEBUG_OFFSET_WORD1));
  135. r3 = readl_relaxed(controller_id_addr + (offset +
  136. TSENS_DEBUG_OFFSET_WORD2));
  137. r4 = readl_relaxed(controller_id_addr + (offset +
  138. TSENS_DEBUG_OFFSET_WORD3));
  139. TSENS_DUMP(tmdev,
  140. "ctrl:%d:0x%08x 0x%08x 0x%08x 0x%08x 0x%08x\n",
  141. cntrl_id, offset, r1, r2, r3, r4);
  142. offset += TSENS_DEBUG_OFFSET_ROW;
  143. }
  144. offset = 0;
  145. TSENS_DUMP(tmdev, "Start of TSENS SROT dump for ctr 0x%x\n",
  146. cntrl_id);
  147. for (i = 0; i < TSENS_DEBUG_OFFSET_RANGE; i++) {
  148. r1 = readl_relaxed(srot_addr + offset);
  149. r2 = readl_relaxed(srot_addr + (offset +
  150. TSENS_DEBUG_OFFSET_WORD1));
  151. r3 = readl_relaxed(srot_addr + (offset +
  152. TSENS_DEBUG_OFFSET_WORD2));
  153. r4 = readl_relaxed(srot_addr + (offset +
  154. TSENS_DEBUG_OFFSET_WORD3));
  155. TSENS_DUMP(tmdev,
  156. "ctrl:%d:0x%08x 0x%08x 0x%08x 0x%08x 0x%08x\n",
  157. cntrl_id, offset, r1, r2, r3, r4);
  158. offset += TSENS_DEBUG_OFFSET_ROW;
  159. }
  160. loop = 0;
  161. while (loop < TSENS_DEBUG_LOOP_COUNT) {
  162. offset = TSENS_DEBUG_OFFSET_ROW *
  163. TSENS_DEBUG_STATUS_REG_START;
  164. TSENS_DUMP(tmdev, "Start of TSENS TM dump %d\n",
  165. loop);
  166. /* Limited dump of the registers for the temperature */
  167. for (i = 0; i < TSENS_DEBUG_LOOP_COUNT; i++) {
  168. r1 = readl_relaxed(controller_id_addr + offset);
  169. r2 = readl_relaxed(controller_id_addr +
  170. (offset + TSENS_DEBUG_OFFSET_WORD1));
  171. r3 = readl_relaxed(controller_id_addr +
  172. (offset + TSENS_DEBUG_OFFSET_WORD2));
  173. r4 = readl_relaxed(controller_id_addr +
  174. (offset + TSENS_DEBUG_OFFSET_WORD3));
  175. TSENS_DUMP(tmdev,
  176. "ctrl:%d:0x%08x 0x%08x 0x%08x 0x%08x 0x%08x\n",
  177. cntrl_id, offset, r1, r2, r3, r4);
  178. offset += TSENS_DEBUG_OFFSET_ROW;
  179. }
  180. loop++;
  181. }
  182. return 0;
  183. }
  184. static struct tsens_dbg_func dbg_arr[] = {
  185. [TSENS_DBG_LOG_TEMP_READS] = {tsens_dbg_log_temp_reads},
  186. [TSENS_DBG_LOG_INTERRUPT_TIMESTAMP] = {
  187. tsens_dbg_log_interrupt_timestamp},
  188. [TSENS_DBG_LOG_BUS_ID_DATA] = {tsens_dbg_log_bus_id_data},
  189. };
  190. int tsens2xxx_dbg(struct tsens_device *data, u32 id, u32 dbg_type, int *val)
  191. {
  192. if (dbg_type >= TSENS_DBG_LOG_MAX)
  193. return -EINVAL;
  194. dbg_arr[dbg_type].dbg_func(data, id, dbg_type, val);
  195. return 0;
  196. }
  197. MODULE_LICENSE("GPL");