ltc3589.c 13 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486
  1. // SPDX-License-Identifier: GPL-2.0
  2. //
  3. // Linear Technology LTC3589,LTC3589-1 regulator support
  4. //
  5. // Copyright (c) 2014 Philipp Zabel <[email protected]>, Pengutronix
  6. #include <linux/i2c.h>
  7. #include <linux/init.h>
  8. #include <linux/interrupt.h>
  9. #include <linux/module.h>
  10. #include <linux/kernel.h>
  11. #include <linux/of.h>
  12. #include <linux/of_device.h>
  13. #include <linux/regmap.h>
  14. #include <linux/regulator/driver.h>
  15. #include <linux/regulator/of_regulator.h>
  16. #define DRIVER_NAME "ltc3589"
  17. #define LTC3589_IRQSTAT 0x02
  18. #define LTC3589_SCR1 0x07
  19. #define LTC3589_OVEN 0x10
  20. #define LTC3589_SCR2 0x12
  21. #define LTC3589_PGSTAT 0x13
  22. #define LTC3589_VCCR 0x20
  23. #define LTC3589_CLIRQ 0x21
  24. #define LTC3589_B1DTV1 0x23
  25. #define LTC3589_B1DTV2 0x24
  26. #define LTC3589_VRRCR 0x25
  27. #define LTC3589_B2DTV1 0x26
  28. #define LTC3589_B2DTV2 0x27
  29. #define LTC3589_B3DTV1 0x29
  30. #define LTC3589_B3DTV2 0x2a
  31. #define LTC3589_L2DTV1 0x32
  32. #define LTC3589_L2DTV2 0x33
  33. #define LTC3589_IRQSTAT_PGOOD_TIMEOUT BIT(3)
  34. #define LTC3589_IRQSTAT_UNDERVOLT_WARN BIT(4)
  35. #define LTC3589_IRQSTAT_UNDERVOLT_FAULT BIT(5)
  36. #define LTC3589_IRQSTAT_THERMAL_WARN BIT(6)
  37. #define LTC3589_IRQSTAT_THERMAL_FAULT BIT(7)
  38. #define LTC3589_OVEN_SW1 BIT(0)
  39. #define LTC3589_OVEN_SW2 BIT(1)
  40. #define LTC3589_OVEN_SW3 BIT(2)
  41. #define LTC3589_OVEN_BB_OUT BIT(3)
  42. #define LTC3589_OVEN_LDO2 BIT(4)
  43. #define LTC3589_OVEN_LDO3 BIT(5)
  44. #define LTC3589_OVEN_LDO4 BIT(6)
  45. #define LTC3589_OVEN_SW_CTRL BIT(7)
  46. #define LTC3589_VCCR_SW1_GO BIT(0)
  47. #define LTC3589_VCCR_SW2_GO BIT(2)
  48. #define LTC3589_VCCR_SW3_GO BIT(4)
  49. #define LTC3589_VCCR_LDO2_GO BIT(6)
  50. #define LTC3589_VRRCR_SW1_RAMP_MASK GENMASK(1, 0)
  51. #define LTC3589_VRRCR_SW2_RAMP_MASK GENMASK(3, 2)
  52. #define LTC3589_VRRCR_SW3_RAMP_MASK GENMASK(5, 4)
  53. #define LTC3589_VRRCR_LDO2_RAMP_MASK GENMASK(7, 6)
  54. enum ltc3589_variant {
  55. LTC3589,
  56. LTC3589_1,
  57. LTC3589_2,
  58. };
  59. enum ltc3589_reg {
  60. LTC3589_SW1,
  61. LTC3589_SW2,
  62. LTC3589_SW3,
  63. LTC3589_BB_OUT,
  64. LTC3589_LDO1,
  65. LTC3589_LDO2,
  66. LTC3589_LDO3,
  67. LTC3589_LDO4,
  68. LTC3589_NUM_REGULATORS,
  69. };
  70. struct ltc3589 {
  71. struct regmap *regmap;
  72. struct device *dev;
  73. enum ltc3589_variant variant;
  74. struct regulator_desc regulator_descs[LTC3589_NUM_REGULATORS];
  75. struct regulator_dev *regulators[LTC3589_NUM_REGULATORS];
  76. };
  77. static const int ltc3589_ldo4[] = {
  78. 2800000, 2500000, 1800000, 3300000,
  79. };
  80. static const int ltc3589_12_ldo4[] = {
  81. 1200000, 1800000, 2500000, 3200000,
  82. };
  83. static const unsigned int ltc3589_ramp_table[] = {
  84. 880, 1750, 3500, 7000
  85. };
  86. static int ltc3589_set_suspend_voltage(struct regulator_dev *rdev, int uV)
  87. {
  88. struct ltc3589 *ltc3589 = rdev_get_drvdata(rdev);
  89. int sel;
  90. sel = regulator_map_voltage_linear(rdev, uV, uV);
  91. if (sel < 0)
  92. return sel;
  93. /* DTV2 register follows right after the corresponding DTV1 register */
  94. return regmap_update_bits(ltc3589->regmap, rdev->desc->vsel_reg + 1,
  95. rdev->desc->vsel_mask, sel);
  96. }
  97. static int ltc3589_set_suspend_mode(struct regulator_dev *rdev,
  98. unsigned int mode)
  99. {
  100. struct ltc3589 *ltc3589 = rdev_get_drvdata(rdev);
  101. int mask, bit = 0;
  102. /* VCCR reference selects are right next to the VCCR go bits */
  103. mask = rdev->desc->apply_bit << 1;
  104. if (mode == REGULATOR_MODE_STANDBY)
  105. bit = mask; /* Select DTV2 */
  106. mask |= rdev->desc->apply_bit;
  107. bit |= rdev->desc->apply_bit;
  108. return regmap_update_bits(ltc3589->regmap, LTC3589_VCCR, mask, bit);
  109. }
  110. /* SW1, SW2, SW3, LDO2 */
  111. static const struct regulator_ops ltc3589_linear_regulator_ops = {
  112. .enable = regulator_enable_regmap,
  113. .disable = regulator_disable_regmap,
  114. .is_enabled = regulator_is_enabled_regmap,
  115. .list_voltage = regulator_list_voltage_linear,
  116. .set_voltage_sel = regulator_set_voltage_sel_regmap,
  117. .get_voltage_sel = regulator_get_voltage_sel_regmap,
  118. .set_ramp_delay = regulator_set_ramp_delay_regmap,
  119. .set_voltage_time_sel = regulator_set_voltage_time_sel,
  120. .set_suspend_voltage = ltc3589_set_suspend_voltage,
  121. .set_suspend_mode = ltc3589_set_suspend_mode,
  122. };
  123. /* BB_OUT, LDO3 */
  124. static const struct regulator_ops ltc3589_fixed_regulator_ops = {
  125. .enable = regulator_enable_regmap,
  126. .disable = regulator_disable_regmap,
  127. .is_enabled = regulator_is_enabled_regmap,
  128. };
  129. /* LDO1 */
  130. static const struct regulator_ops ltc3589_fixed_standby_regulator_ops = {
  131. };
  132. /* LDO4 */
  133. static const struct regulator_ops ltc3589_table_regulator_ops = {
  134. .enable = regulator_enable_regmap,
  135. .disable = regulator_disable_regmap,
  136. .is_enabled = regulator_is_enabled_regmap,
  137. .list_voltage = regulator_list_voltage_table,
  138. .set_voltage_sel = regulator_set_voltage_sel_regmap,
  139. .get_voltage_sel = regulator_get_voltage_sel_regmap,
  140. };
  141. static inline unsigned int ltc3589_scale(unsigned int uV, u32 r1, u32 r2)
  142. {
  143. uint64_t tmp;
  144. if (uV == 0)
  145. return 0;
  146. tmp = (uint64_t)uV * r1;
  147. do_div(tmp, r2);
  148. return uV + (unsigned int)tmp;
  149. }
  150. static int ltc3589_of_parse_cb(struct device_node *np,
  151. const struct regulator_desc *desc,
  152. struct regulator_config *config)
  153. {
  154. struct ltc3589 *ltc3589 = config->driver_data;
  155. struct regulator_desc *rdesc = &ltc3589->regulator_descs[desc->id];
  156. u32 r[2];
  157. int ret;
  158. /* Parse feedback voltage dividers. LDO3 and LDO4 don't have them */
  159. if (desc->id >= LTC3589_LDO3)
  160. return 0;
  161. ret = of_property_read_u32_array(np, "lltc,fb-voltage-divider", r, 2);
  162. if (ret) {
  163. dev_err(ltc3589->dev, "Failed to parse voltage divider: %d\n",
  164. ret);
  165. return ret;
  166. }
  167. if (!r[0] || !r[1])
  168. return 0;
  169. rdesc->min_uV = ltc3589_scale(desc->min_uV, r[0], r[1]);
  170. rdesc->uV_step = ltc3589_scale(desc->uV_step, r[0], r[1]);
  171. rdesc->fixed_uV = ltc3589_scale(desc->fixed_uV, r[0], r[1]);
  172. return 0;
  173. }
  174. #define LTC3589_REG(_name, _of_name, _ops, en_bit, dtv1_reg, dtv_mask) \
  175. [LTC3589_ ## _name] = { \
  176. .name = #_name, \
  177. .of_match = of_match_ptr(#_of_name), \
  178. .regulators_node = of_match_ptr("regulators"), \
  179. .of_parse_cb = ltc3589_of_parse_cb, \
  180. .n_voltages = (dtv_mask) + 1, \
  181. .fixed_uV = (dtv_mask) ? 0 : 800000, \
  182. .ops = &ltc3589_ ## _ops ## _regulator_ops, \
  183. .type = REGULATOR_VOLTAGE, \
  184. .id = LTC3589_ ## _name, \
  185. .owner = THIS_MODULE, \
  186. .vsel_reg = (dtv1_reg), \
  187. .vsel_mask = (dtv_mask), \
  188. .enable_reg = (en_bit) ? LTC3589_OVEN : 0, \
  189. .enable_mask = (en_bit), \
  190. }
  191. #define LTC3589_LINEAR_REG(_name, _of_name, _dtv1) \
  192. [LTC3589_ ## _name] = { \
  193. .name = #_name, \
  194. .of_match = of_match_ptr(#_of_name), \
  195. .regulators_node = of_match_ptr("regulators"), \
  196. .of_parse_cb = ltc3589_of_parse_cb, \
  197. .n_voltages = 32, \
  198. .min_uV = 362500, \
  199. .uV_step = 12500, \
  200. .ramp_delay = 1750, \
  201. .ops = &ltc3589_linear_regulator_ops, \
  202. .type = REGULATOR_VOLTAGE, \
  203. .id = LTC3589_ ## _name, \
  204. .owner = THIS_MODULE, \
  205. .vsel_reg = LTC3589_ ## _dtv1, \
  206. .vsel_mask = 0x1f, \
  207. .apply_reg = LTC3589_VCCR, \
  208. .apply_bit = LTC3589_VCCR_ ## _name ## _GO, \
  209. .enable_reg = LTC3589_OVEN, \
  210. .enable_mask = (LTC3589_OVEN_ ## _name), \
  211. .ramp_reg = LTC3589_VRRCR, \
  212. .ramp_mask = LTC3589_VRRCR_ ## _name ## _RAMP_MASK, \
  213. .ramp_delay_table = ltc3589_ramp_table, \
  214. .n_ramp_values = ARRAY_SIZE(ltc3589_ramp_table), \
  215. }
  216. #define LTC3589_FIXED_REG(_name, _of_name) \
  217. LTC3589_REG(_name, _of_name, fixed, LTC3589_OVEN_ ## _name, 0, 0)
  218. static const struct regulator_desc ltc3589_regulators[] = {
  219. LTC3589_LINEAR_REG(SW1, sw1, B1DTV1),
  220. LTC3589_LINEAR_REG(SW2, sw2, B2DTV1),
  221. LTC3589_LINEAR_REG(SW3, sw3, B3DTV1),
  222. LTC3589_FIXED_REG(BB_OUT, bb-out),
  223. LTC3589_REG(LDO1, ldo1, fixed_standby, 0, 0, 0),
  224. LTC3589_LINEAR_REG(LDO2, ldo2, L2DTV1),
  225. LTC3589_FIXED_REG(LDO3, ldo3),
  226. LTC3589_REG(LDO4, ldo4, table, LTC3589_OVEN_LDO4, LTC3589_L2DTV2, 0x60),
  227. };
  228. static bool ltc3589_writeable_reg(struct device *dev, unsigned int reg)
  229. {
  230. switch (reg) {
  231. case LTC3589_IRQSTAT:
  232. case LTC3589_SCR1:
  233. case LTC3589_OVEN:
  234. case LTC3589_SCR2:
  235. case LTC3589_VCCR:
  236. case LTC3589_CLIRQ:
  237. case LTC3589_B1DTV1:
  238. case LTC3589_B1DTV2:
  239. case LTC3589_VRRCR:
  240. case LTC3589_B2DTV1:
  241. case LTC3589_B2DTV2:
  242. case LTC3589_B3DTV1:
  243. case LTC3589_B3DTV2:
  244. case LTC3589_L2DTV1:
  245. case LTC3589_L2DTV2:
  246. return true;
  247. }
  248. return false;
  249. }
  250. static bool ltc3589_readable_reg(struct device *dev, unsigned int reg)
  251. {
  252. switch (reg) {
  253. case LTC3589_IRQSTAT:
  254. case LTC3589_SCR1:
  255. case LTC3589_OVEN:
  256. case LTC3589_SCR2:
  257. case LTC3589_PGSTAT:
  258. case LTC3589_VCCR:
  259. case LTC3589_B1DTV1:
  260. case LTC3589_B1DTV2:
  261. case LTC3589_VRRCR:
  262. case LTC3589_B2DTV1:
  263. case LTC3589_B2DTV2:
  264. case LTC3589_B3DTV1:
  265. case LTC3589_B3DTV2:
  266. case LTC3589_L2DTV1:
  267. case LTC3589_L2DTV2:
  268. return true;
  269. }
  270. return false;
  271. }
  272. static bool ltc3589_volatile_reg(struct device *dev, unsigned int reg)
  273. {
  274. switch (reg) {
  275. case LTC3589_IRQSTAT:
  276. case LTC3589_PGSTAT:
  277. case LTC3589_VCCR:
  278. return true;
  279. }
  280. return false;
  281. }
  282. static const struct reg_default ltc3589_reg_defaults[] = {
  283. { LTC3589_SCR1, 0x00 },
  284. { LTC3589_OVEN, 0x00 },
  285. { LTC3589_SCR2, 0x00 },
  286. { LTC3589_VCCR, 0x00 },
  287. { LTC3589_B1DTV1, 0x19 },
  288. { LTC3589_B1DTV2, 0x19 },
  289. { LTC3589_VRRCR, 0xff },
  290. { LTC3589_B2DTV1, 0x19 },
  291. { LTC3589_B2DTV2, 0x19 },
  292. { LTC3589_B3DTV1, 0x19 },
  293. { LTC3589_B3DTV2, 0x19 },
  294. { LTC3589_L2DTV1, 0x19 },
  295. { LTC3589_L2DTV2, 0x19 },
  296. };
  297. static const struct regmap_config ltc3589_regmap_config = {
  298. .reg_bits = 8,
  299. .val_bits = 8,
  300. .writeable_reg = ltc3589_writeable_reg,
  301. .readable_reg = ltc3589_readable_reg,
  302. .volatile_reg = ltc3589_volatile_reg,
  303. .max_register = LTC3589_L2DTV2,
  304. .reg_defaults = ltc3589_reg_defaults,
  305. .num_reg_defaults = ARRAY_SIZE(ltc3589_reg_defaults),
  306. .use_single_read = true,
  307. .use_single_write = true,
  308. .cache_type = REGCACHE_RBTREE,
  309. };
  310. static irqreturn_t ltc3589_isr(int irq, void *dev_id)
  311. {
  312. struct ltc3589 *ltc3589 = dev_id;
  313. unsigned int i, irqstat, event;
  314. regmap_read(ltc3589->regmap, LTC3589_IRQSTAT, &irqstat);
  315. if (irqstat & LTC3589_IRQSTAT_THERMAL_WARN) {
  316. event = REGULATOR_EVENT_OVER_TEMP;
  317. for (i = 0; i < LTC3589_NUM_REGULATORS; i++)
  318. regulator_notifier_call_chain(ltc3589->regulators[i],
  319. event, NULL);
  320. }
  321. if (irqstat & LTC3589_IRQSTAT_UNDERVOLT_WARN) {
  322. event = REGULATOR_EVENT_UNDER_VOLTAGE;
  323. for (i = 0; i < LTC3589_NUM_REGULATORS; i++)
  324. regulator_notifier_call_chain(ltc3589->regulators[i],
  325. event, NULL);
  326. }
  327. /* Clear warning condition */
  328. regmap_write(ltc3589->regmap, LTC3589_CLIRQ, 0);
  329. return IRQ_HANDLED;
  330. }
  331. static int ltc3589_probe(struct i2c_client *client,
  332. const struct i2c_device_id *id)
  333. {
  334. struct device *dev = &client->dev;
  335. struct regulator_desc *descs;
  336. struct ltc3589 *ltc3589;
  337. int i, ret;
  338. ltc3589 = devm_kzalloc(dev, sizeof(*ltc3589), GFP_KERNEL);
  339. if (!ltc3589)
  340. return -ENOMEM;
  341. i2c_set_clientdata(client, ltc3589);
  342. if (client->dev.of_node)
  343. ltc3589->variant = (enum ltc3589_variant)
  344. of_device_get_match_data(&client->dev);
  345. else
  346. ltc3589->variant = id->driver_data;
  347. ltc3589->dev = dev;
  348. descs = ltc3589->regulator_descs;
  349. memcpy(descs, ltc3589_regulators, sizeof(ltc3589_regulators));
  350. if (ltc3589->variant == LTC3589) {
  351. descs[LTC3589_LDO3].fixed_uV = 1800000;
  352. descs[LTC3589_LDO4].volt_table = ltc3589_ldo4;
  353. } else {
  354. descs[LTC3589_LDO3].fixed_uV = 2800000;
  355. descs[LTC3589_LDO4].volt_table = ltc3589_12_ldo4;
  356. }
  357. ltc3589->regmap = devm_regmap_init_i2c(client, &ltc3589_regmap_config);
  358. if (IS_ERR(ltc3589->regmap)) {
  359. ret = PTR_ERR(ltc3589->regmap);
  360. dev_err(dev, "failed to initialize regmap: %d\n", ret);
  361. return ret;
  362. }
  363. for (i = 0; i < LTC3589_NUM_REGULATORS; i++) {
  364. struct regulator_desc *desc = &ltc3589->regulator_descs[i];
  365. struct regulator_config config = { };
  366. config.dev = dev;
  367. config.driver_data = ltc3589;
  368. ltc3589->regulators[i] = devm_regulator_register(dev, desc,
  369. &config);
  370. if (IS_ERR(ltc3589->regulators[i])) {
  371. ret = PTR_ERR(ltc3589->regulators[i]);
  372. dev_err(dev, "failed to register regulator %s: %d\n",
  373. desc->name, ret);
  374. return ret;
  375. }
  376. }
  377. if (client->irq) {
  378. ret = devm_request_threaded_irq(dev, client->irq, NULL,
  379. ltc3589_isr,
  380. IRQF_TRIGGER_LOW | IRQF_ONESHOT,
  381. client->name, ltc3589);
  382. if (ret) {
  383. dev_err(dev, "Failed to request IRQ: %d\n", ret);
  384. return ret;
  385. }
  386. }
  387. return 0;
  388. }
  389. static const struct i2c_device_id ltc3589_i2c_id[] = {
  390. { "ltc3589", LTC3589 },
  391. { "ltc3589-1", LTC3589_1 },
  392. { "ltc3589-2", LTC3589_2 },
  393. { }
  394. };
  395. MODULE_DEVICE_TABLE(i2c, ltc3589_i2c_id);
  396. static const struct of_device_id __maybe_unused ltc3589_of_match[] = {
  397. {
  398. .compatible = "lltc,ltc3589",
  399. .data = (void *)LTC3589,
  400. },
  401. {
  402. .compatible = "lltc,ltc3589-1",
  403. .data = (void *)LTC3589_1,
  404. },
  405. {
  406. .compatible = "lltc,ltc3589-2",
  407. .data = (void *)LTC3589_2,
  408. },
  409. { },
  410. };
  411. MODULE_DEVICE_TABLE(of, ltc3589_of_match);
  412. static struct i2c_driver ltc3589_driver = {
  413. .driver = {
  414. .name = DRIVER_NAME,
  415. .of_match_table = of_match_ptr(ltc3589_of_match),
  416. },
  417. .probe = ltc3589_probe,
  418. .id_table = ltc3589_i2c_id,
  419. };
  420. module_i2c_driver(ltc3589_driver);
  421. MODULE_AUTHOR("Philipp Zabel <[email protected]>");
  422. MODULE_DESCRIPTION("Regulator driver for Linear Technology LTC3589(-1,2)");
  423. MODULE_LICENSE("GPL v2");