Home Explore Help
Sign In
samsung-sm8650
/
android_kernel_samsung_sm8650_ksu
2
0
Fork 0
Files Issues 0 Pull Requests 0 Wiki
Tree: 9e449c3f83
Branches Tags
android_kernel_...
/
drivers
/
power
/
supply
/
qcom
/
schgm-flash.h

schgm-flash.h 1.8 KB
History Raw

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455 
  1. /* SPDX-License-Identifier: GPL-2.0-only */
    2. 

  2. /*
    3. 

  3.  * Copyright (c) 2018, 2020 The Linux Foundation. All rights reserved.
    4. 

  4.  * Copyright (c) 2022-2023, Qualcomm Innovation Center, Inc. All rights reserved.
    5. 

  5.  */
    6. 

  6. 

  7. #ifndef __SCHGM_FLASH_H__
    8. 

  8. #define __SCHGM_FLASH_H__
    9. 

  9. 

  10. #include <linux/bitops.h>
    11. 

  11. 

  12. #define SCHGM_FLASH_BASE			0xA600
    13. 

  13. 

  14. #define SCHGM_FLASH_STATUS_2_REG		(SCHGM_FLASH_BASE + 0x07)
    15. 

  15. #define VREG_OK_BIT				BIT(4)
    16. 

  16. 

  17. #define SCHGM_FLASH_STATUS_3_REG		(SCHGM_FLASH_BASE + 0x08)
    18. 

  18. #define FLASH_STATE_MASK			GENMASK(2, 0)
    19. 

  19. #define FLASH_ERROR_VAL				0x7
    20. 

  20. 

  21. #define SCHGM_FLASH_INT_RT_STS_REG		(SCHGM_FLASH_BASE + 0x10)
    22. 

  22. 

  23. #define SCHGM_FLASH_STATUS_5_REG		(SCHGM_FLASH_BASE + 0x0B)
    24. 

  24. 

  25. #define SCHGM_FORCE_BOOST_CONTROL		(SCHGM_FLASH_BASE + 0x41)
    26. 

  26. #define FORCE_FLASH_BOOST_5V_BIT		BIT(0)
    27. 

  27. 

  28. #define SCHGM_FLASH_S2_LATCH_RESET_CMD_REG	(SCHGM_FLASH_BASE + 0x44)
    29. 

  29. #define FLASH_S2_LATCH_RESET_BIT		BIT(0)
    30. 

  30. 

  31. #define SCHGM_FLASH_CONTROL_REG			(SCHGM_FLASH_BASE + 0x60)
    32. 

  32. #define SOC_LOW_FOR_FLASH_EN_BIT		BIT(7)
    33. 

  33. 

  34. #define SCHGM_TORCH_PRIORITY_CONTROL_REG	(SCHGM_FLASH_BASE + 0x63)
    35. 

  35. #define TORCH_PRIORITY_CONTROL_BIT		BIT(0)
    36. 

  36. 

  37. #define SCHGM_SOC_BASED_FLASH_DERATE_TH_CFG_REG	(SCHGM_FLASH_BASE + 0x67)
    38. 

  38. 

  39. #define SCHGM_SOC_BASED_FLASH_DISABLE_TH_CFG_REG \
    40. 

  40. 						(SCHGM_FLASH_BASE + 0x68)
    41. 

  41. 

  42. enum torch_mode {
    43. 

  43. 	TORCH_BUCK_MODE = 0,
    44. 

  44. 	TORCH_BOOST_MODE,
    45. 

  45. };
    46. 

  46. 

  47. int schgm_flash_get_vreg_ok(struct smb_charger *chg, int *val);
    48. 

  48. void schgm_flash_torch_priority(struct smb_charger *chg, enum torch_mode mode);
    49. 

  49. int schgm_flash_init(struct smb_charger *chg);
    50. 

  50. bool is_flash_active(struct smb_charger *chg);
    51. 

  51. 

  52. irqreturn_t smb5_schgm_flash_default_irq_handler(int irq, void *data);
    53. 

  53. irqreturn_t smb5_schgm_flash_ilim2_irq_handler(int irq, void *data);
    54. 

  54. irqreturn_t smb5_schgm_flash_state_change_irq_handler(int irq, void *data);
    55. 

  55. #endif /* __SCHGM_FLASH_H__ */
    56.