dcdbas.h 2.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118
  1. /* SPDX-License-Identifier: GPL-2.0-only */
  2. /*
  3. * dcdbas.h: Definitions for Dell Systems Management Base driver
  4. *
  5. * Copyright (C) 1995-2005 Dell Inc.
  6. */
  7. #ifndef _DCDBAS_H_
  8. #define _DCDBAS_H_
  9. #include <linux/device.h>
  10. #include <linux/sysfs.h>
  11. #include <linux/types.h>
  12. #define MAX_SMI_DATA_BUF_SIZE (256 * 1024)
  13. #define HC_ACTION_NONE (0)
  14. #define HC_ACTION_HOST_CONTROL_POWEROFF BIT(1)
  15. #define HC_ACTION_HOST_CONTROL_POWERCYCLE BIT(2)
  16. #define HC_SMITYPE_NONE (0)
  17. #define HC_SMITYPE_TYPE1 (1)
  18. #define HC_SMITYPE_TYPE2 (2)
  19. #define HC_SMITYPE_TYPE3 (3)
  20. #define ESM_APM_CMD (0x0A0)
  21. #define ESM_APM_POWER_CYCLE (0x10)
  22. #define ESM_STATUS_CMD_UNSUCCESSFUL (-1)
  23. #define CMOS_BASE_PORT (0x070)
  24. #define CMOS_PAGE1_INDEX_PORT (0)
  25. #define CMOS_PAGE1_DATA_PORT (1)
  26. #define CMOS_PAGE2_INDEX_PORT_PIIX4 (2)
  27. #define CMOS_PAGE2_DATA_PORT_PIIX4 (3)
  28. #define PE1400_APM_CONTROL_PORT (0x0B0)
  29. #define PCAT_APM_CONTROL_PORT (0x0B2)
  30. #define PCAT_APM_STATUS_PORT (0x0B3)
  31. #define PE1300_CMOS_CMD_STRUCT_PTR (0x38)
  32. #define PE1400_CMOS_CMD_STRUCT_PTR (0x70)
  33. #define MAX_SYSMGMT_SHORTCMD_PARMBUF_LEN (14)
  34. #define MAX_SYSMGMT_LONGCMD_SGENTRY_NUM (16)
  35. #define TIMEOUT_USEC_SHORT_SEMA_BLOCKING (10000)
  36. #define EXPIRED_TIMER (0)
  37. #define SMI_CMD_MAGIC (0x534D4931)
  38. #define SMM_EPS_SIG "$SCB"
  39. #define DCDBAS_DEV_ATTR_RW(_name) \
  40. DEVICE_ATTR(_name,0600,_name##_show,_name##_store);
  41. #define DCDBAS_DEV_ATTR_RO(_name) \
  42. DEVICE_ATTR(_name,0400,_name##_show,NULL);
  43. #define DCDBAS_DEV_ATTR_WO(_name) \
  44. DEVICE_ATTR(_name,0200,NULL,_name##_store);
  45. #define DCDBAS_BIN_ATTR_RW(_name) \
  46. struct bin_attribute bin_attr_##_name = { \
  47. .attr = { .name = __stringify(_name), \
  48. .mode = 0600 }, \
  49. .read = _name##_read, \
  50. .write = _name##_write, \
  51. }
  52. struct smi_cmd {
  53. __u32 magic;
  54. __u32 ebx;
  55. __u32 ecx;
  56. __u16 command_address;
  57. __u8 command_code;
  58. __u8 reserved;
  59. __u8 command_buffer[1];
  60. } __attribute__ ((packed));
  61. struct apm_cmd {
  62. __u8 command;
  63. __s8 status;
  64. __u16 reserved;
  65. union {
  66. struct {
  67. __u8 parm[MAX_SYSMGMT_SHORTCMD_PARMBUF_LEN];
  68. } __attribute__ ((packed)) shortreq;
  69. struct {
  70. __u16 num_sg_entries;
  71. struct {
  72. __u32 size;
  73. __u64 addr;
  74. } __attribute__ ((packed))
  75. sglist[MAX_SYSMGMT_LONGCMD_SGENTRY_NUM];
  76. } __attribute__ ((packed)) longreq;
  77. } __attribute__ ((packed)) parameters;
  78. } __attribute__ ((packed));
  79. int dcdbas_smi_request(struct smi_cmd *smi_cmd);
  80. struct smm_eps_table {
  81. char smm_comm_buff_anchor[4];
  82. u8 length;
  83. u8 checksum;
  84. u8 version;
  85. u64 smm_comm_buff_addr;
  86. u64 num_of_4k_pages;
  87. } __packed;
  88. struct smi_buffer {
  89. u8 *virt;
  90. unsigned long size;
  91. dma_addr_t dma;
  92. };
  93. int dcdbas_smi_alloc(struct smi_buffer *smi_buffer, unsigned long size);
  94. void dcdbas_smi_free(struct smi_buffer *smi_buffer);
  95. #endif /* _DCDBAS_H_ */