mlxbf-tmfifo-regs.h 2.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263
  1. /* SPDX-License-Identifier: GPL-2.0 */
  2. /*
  3. * Copyright (c) 2019, Mellanox Technologies. All rights reserved.
  4. */
  5. #ifndef __MLXBF_TMFIFO_REGS_H__
  6. #define __MLXBF_TMFIFO_REGS_H__
  7. #include <linux/types.h>
  8. #include <linux/bits.h>
  9. #define MLXBF_TMFIFO_TX_DATA 0x00
  10. #define MLXBF_TMFIFO_TX_STS 0x08
  11. #define MLXBF_TMFIFO_TX_STS__LENGTH 0x0001
  12. #define MLXBF_TMFIFO_TX_STS__COUNT_SHIFT 0
  13. #define MLXBF_TMFIFO_TX_STS__COUNT_WIDTH 9
  14. #define MLXBF_TMFIFO_TX_STS__COUNT_RESET_VAL 0
  15. #define MLXBF_TMFIFO_TX_STS__COUNT_RMASK GENMASK_ULL(8, 0)
  16. #define MLXBF_TMFIFO_TX_STS__COUNT_MASK GENMASK_ULL(8, 0)
  17. #define MLXBF_TMFIFO_TX_CTL 0x10
  18. #define MLXBF_TMFIFO_TX_CTL__LENGTH 0x0001
  19. #define MLXBF_TMFIFO_TX_CTL__LWM_SHIFT 0
  20. #define MLXBF_TMFIFO_TX_CTL__LWM_WIDTH 8
  21. #define MLXBF_TMFIFO_TX_CTL__LWM_RESET_VAL 128
  22. #define MLXBF_TMFIFO_TX_CTL__LWM_RMASK GENMASK_ULL(7, 0)
  23. #define MLXBF_TMFIFO_TX_CTL__LWM_MASK GENMASK_ULL(7, 0)
  24. #define MLXBF_TMFIFO_TX_CTL__HWM_SHIFT 8
  25. #define MLXBF_TMFIFO_TX_CTL__HWM_WIDTH 8
  26. #define MLXBF_TMFIFO_TX_CTL__HWM_RESET_VAL 128
  27. #define MLXBF_TMFIFO_TX_CTL__HWM_RMASK GENMASK_ULL(7, 0)
  28. #define MLXBF_TMFIFO_TX_CTL__HWM_MASK GENMASK_ULL(15, 8)
  29. #define MLXBF_TMFIFO_TX_CTL__MAX_ENTRIES_SHIFT 32
  30. #define MLXBF_TMFIFO_TX_CTL__MAX_ENTRIES_WIDTH 9
  31. #define MLXBF_TMFIFO_TX_CTL__MAX_ENTRIES_RESET_VAL 256
  32. #define MLXBF_TMFIFO_TX_CTL__MAX_ENTRIES_RMASK GENMASK_ULL(8, 0)
  33. #define MLXBF_TMFIFO_TX_CTL__MAX_ENTRIES_MASK GENMASK_ULL(40, 32)
  34. #define MLXBF_TMFIFO_RX_DATA 0x00
  35. #define MLXBF_TMFIFO_RX_STS 0x08
  36. #define MLXBF_TMFIFO_RX_STS__LENGTH 0x0001
  37. #define MLXBF_TMFIFO_RX_STS__COUNT_SHIFT 0
  38. #define MLXBF_TMFIFO_RX_STS__COUNT_WIDTH 9
  39. #define MLXBF_TMFIFO_RX_STS__COUNT_RESET_VAL 0
  40. #define MLXBF_TMFIFO_RX_STS__COUNT_RMASK GENMASK_ULL(8, 0)
  41. #define MLXBF_TMFIFO_RX_STS__COUNT_MASK GENMASK_ULL(8, 0)
  42. #define MLXBF_TMFIFO_RX_CTL 0x10
  43. #define MLXBF_TMFIFO_RX_CTL__LENGTH 0x0001
  44. #define MLXBF_TMFIFO_RX_CTL__LWM_SHIFT 0
  45. #define MLXBF_TMFIFO_RX_CTL__LWM_WIDTH 8
  46. #define MLXBF_TMFIFO_RX_CTL__LWM_RESET_VAL 128
  47. #define MLXBF_TMFIFO_RX_CTL__LWM_RMASK GENMASK_ULL(7, 0)
  48. #define MLXBF_TMFIFO_RX_CTL__LWM_MASK GENMASK_ULL(7, 0)
  49. #define MLXBF_TMFIFO_RX_CTL__HWM_SHIFT 8
  50. #define MLXBF_TMFIFO_RX_CTL__HWM_WIDTH 8
  51. #define MLXBF_TMFIFO_RX_CTL__HWM_RESET_VAL 128
  52. #define MLXBF_TMFIFO_RX_CTL__HWM_RMASK GENMASK_ULL(7, 0)
  53. #define MLXBF_TMFIFO_RX_CTL__HWM_MASK GENMASK_ULL(15, 8)
  54. #define MLXBF_TMFIFO_RX_CTL__MAX_ENTRIES_SHIFT 32
  55. #define MLXBF_TMFIFO_RX_CTL__MAX_ENTRIES_WIDTH 9
  56. #define MLXBF_TMFIFO_RX_CTL__MAX_ENTRIES_RESET_VAL 256
  57. #define MLXBF_TMFIFO_RX_CTL__MAX_ENTRIES_RMASK GENMASK_ULL(8, 0)
  58. #define MLXBF_TMFIFO_RX_CTL__MAX_ENTRIES_MASK GENMASK_ULL(40, 32)
  59. #endif /* !defined(__MLXBF_TMFIFO_REGS_H__) */