pinctrl-sun50i-a64-r.c 4.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124
  1. /*
  2. * Allwinner A64 SoCs special pins pinctrl driver.
  3. *
  4. * Based on pinctrl-sun8i-a23-r.c
  5. *
  6. * Copyright (C) 2016 Icenowy Zheng
  7. * Icenowy Zheng <[email protected]>
  8. *
  9. * Copyright (C) 2014 Chen-Yu Tsai
  10. * Chen-Yu Tsai <[email protected]>
  11. *
  12. * Copyright (C) 2014 Boris Brezillon
  13. * Boris Brezillon <[email protected]>
  14. *
  15. * Copyright (C) 2014 Maxime Ripard
  16. * Maxime Ripard <[email protected]>
  17. *
  18. * This file is licensed under the terms of the GNU General Public
  19. * License version 2. This program is licensed "as is" without any
  20. * warranty of any kind, whether express or implied.
  21. */
  22. #include <linux/of.h>
  23. #include <linux/of_device.h>
  24. #include <linux/pinctrl/pinctrl.h>
  25. #include <linux/platform_device.h>
  26. #include "pinctrl-sunxi.h"
  27. static const struct sunxi_desc_pin sun50i_a64_r_pins[] = {
  28. SUNXI_PIN(SUNXI_PINCTRL_PIN(L, 0),
  29. SUNXI_FUNCTION(0x0, "gpio_in"),
  30. SUNXI_FUNCTION(0x1, "gpio_out"),
  31. SUNXI_FUNCTION(0x2, "s_rsb"), /* SCK */
  32. SUNXI_FUNCTION(0x3, "s_i2c"), /* SCK */
  33. SUNXI_FUNCTION_IRQ_BANK(0x6, 0, 0)), /* PL_EINT0 */
  34. SUNXI_PIN(SUNXI_PINCTRL_PIN(L, 1),
  35. SUNXI_FUNCTION(0x0, "gpio_in"),
  36. SUNXI_FUNCTION(0x1, "gpio_out"),
  37. SUNXI_FUNCTION(0x2, "s_rsb"), /* SDA */
  38. SUNXI_FUNCTION(0x3, "s_i2c"), /* SDA */
  39. SUNXI_FUNCTION_IRQ_BANK(0x6, 0, 1)), /* PL_EINT1 */
  40. SUNXI_PIN(SUNXI_PINCTRL_PIN(L, 2),
  41. SUNXI_FUNCTION(0x0, "gpio_in"),
  42. SUNXI_FUNCTION(0x1, "gpio_out"),
  43. SUNXI_FUNCTION(0x2, "s_uart"), /* TX */
  44. SUNXI_FUNCTION_IRQ_BANK(0x6, 0, 2)), /* PL_EINT2 */
  45. SUNXI_PIN(SUNXI_PINCTRL_PIN(L, 3),
  46. SUNXI_FUNCTION(0x0, "gpio_in"),
  47. SUNXI_FUNCTION(0x1, "gpio_out"),
  48. SUNXI_FUNCTION(0x2, "s_uart"), /* RX */
  49. SUNXI_FUNCTION_IRQ_BANK(0x6, 0, 3)), /* PL_EINT3 */
  50. SUNXI_PIN(SUNXI_PINCTRL_PIN(L, 4),
  51. SUNXI_FUNCTION(0x0, "gpio_in"),
  52. SUNXI_FUNCTION(0x1, "gpio_out"),
  53. SUNXI_FUNCTION(0x2, "s_jtag"), /* MS */
  54. SUNXI_FUNCTION_IRQ_BANK(0x6, 0, 4)), /* PL_EINT4 */
  55. SUNXI_PIN(SUNXI_PINCTRL_PIN(L, 5),
  56. SUNXI_FUNCTION(0x0, "gpio_in"),
  57. SUNXI_FUNCTION(0x1, "gpio_out"),
  58. SUNXI_FUNCTION(0x2, "s_jtag"), /* CK */
  59. SUNXI_FUNCTION_IRQ_BANK(0x6, 0, 5)), /* PL_EINT5 */
  60. SUNXI_PIN(SUNXI_PINCTRL_PIN(L, 6),
  61. SUNXI_FUNCTION(0x0, "gpio_in"),
  62. SUNXI_FUNCTION(0x1, "gpio_out"),
  63. SUNXI_FUNCTION(0x2, "s_jtag"), /* DO */
  64. SUNXI_FUNCTION_IRQ_BANK(0x6, 0, 6)), /* PL_EINT6 */
  65. SUNXI_PIN(SUNXI_PINCTRL_PIN(L, 7),
  66. SUNXI_FUNCTION(0x0, "gpio_in"),
  67. SUNXI_FUNCTION(0x1, "gpio_out"),
  68. SUNXI_FUNCTION(0x2, "s_jtag"), /* DI */
  69. SUNXI_FUNCTION_IRQ_BANK(0x6, 0, 7)), /* PL_EINT7 */
  70. SUNXI_PIN(SUNXI_PINCTRL_PIN(L, 8),
  71. SUNXI_FUNCTION(0x0, "gpio_in"),
  72. SUNXI_FUNCTION(0x1, "gpio_out"),
  73. SUNXI_FUNCTION(0x2, "s_i2c"), /* SCK */
  74. SUNXI_FUNCTION_IRQ_BANK(0x6, 0, 8)), /* PL_EINT8 */
  75. SUNXI_PIN(SUNXI_PINCTRL_PIN(L, 9),
  76. SUNXI_FUNCTION(0x0, "gpio_in"),
  77. SUNXI_FUNCTION(0x1, "gpio_out"),
  78. SUNXI_FUNCTION(0x2, "s_i2c"), /* SDA */
  79. SUNXI_FUNCTION_IRQ_BANK(0x6, 0, 9)), /* PL_EINT9 */
  80. SUNXI_PIN(SUNXI_PINCTRL_PIN(L, 10),
  81. SUNXI_FUNCTION(0x0, "gpio_in"),
  82. SUNXI_FUNCTION(0x1, "gpio_out"),
  83. SUNXI_FUNCTION(0x2, "s_pwm"),
  84. SUNXI_FUNCTION_IRQ_BANK(0x6, 0, 10)), /* PL_EINT10 */
  85. SUNXI_PIN(SUNXI_PINCTRL_PIN(L, 11),
  86. SUNXI_FUNCTION(0x0, "gpio_in"),
  87. SUNXI_FUNCTION(0x1, "gpio_out"),
  88. SUNXI_FUNCTION(0x2, "s_cir_rx"),
  89. SUNXI_FUNCTION_IRQ_BANK(0x6, 0, 11)), /* PL_EINT11 */
  90. SUNXI_PIN(SUNXI_PINCTRL_PIN(L, 12),
  91. SUNXI_FUNCTION(0x0, "gpio_in"),
  92. SUNXI_FUNCTION(0x1, "gpio_out"),
  93. SUNXI_FUNCTION_IRQ_BANK(0x6, 0, 12)), /* PL_EINT12 */
  94. };
  95. static const struct sunxi_pinctrl_desc sun50i_a64_r_pinctrl_data = {
  96. .pins = sun50i_a64_r_pins,
  97. .npins = ARRAY_SIZE(sun50i_a64_r_pins),
  98. .pin_base = PL_BASE,
  99. .irq_banks = 1,
  100. };
  101. static int sun50i_a64_r_pinctrl_probe(struct platform_device *pdev)
  102. {
  103. return sunxi_pinctrl_init(pdev,
  104. &sun50i_a64_r_pinctrl_data);
  105. }
  106. static const struct of_device_id sun50i_a64_r_pinctrl_match[] = {
  107. { .compatible = "allwinner,sun50i-a64-r-pinctrl", },
  108. {}
  109. };
  110. static struct platform_driver sun50i_a64_r_pinctrl_driver = {
  111. .probe = sun50i_a64_r_pinctrl_probe,
  112. .driver = {
  113. .name = "sun50i-a64-r-pinctrl",
  114. .of_match_table = sun50i_a64_r_pinctrl_match,
  115. },
  116. };
  117. builtin_platform_driver(sun50i_a64_r_pinctrl_driver);