phy-qcom-qmp-pcs-v5.h 1.1 KB

123456789101112131415161718192021222324252627282930
  1. /* SPDX-License-Identifier: GPL-2.0 */
  2. /*
  3. * Copyright (c) 2017, The Linux Foundation. All rights reserved.
  4. */
  5. #ifndef QCOM_PHY_QMP_PCS_V5_H_
  6. #define QCOM_PHY_QMP_PCS_V5_H_
  7. /* Only for QMP V5 PHY - USB/PCIe PCS registers */
  8. #define QPHY_V5_PCS_LOCK_DETECT_CONFIG1 0x0c4
  9. #define QPHY_V5_PCS_LOCK_DETECT_CONFIG2 0x0c8
  10. #define QPHY_V5_PCS_LOCK_DETECT_CONFIG3 0x0cc
  11. #define QPHY_V5_PCS_LOCK_DETECT_CONFIG6 0x0d8
  12. #define QPHY_V5_PCS_REFGEN_REQ_CONFIG1 0x0dc
  13. #define QPHY_V5_PCS_G3S2_PRE_GAIN 0x170
  14. #define QPHY_V5_PCS_RX_SIGDET_LVL 0x188
  15. #define QPHY_V5_PCS_RCVR_DTCT_DLY_P1U2_L 0x190
  16. #define QPHY_V5_PCS_RCVR_DTCT_DLY_P1U2_H 0x194
  17. #define QPHY_V5_PCS_RATE_SLEW_CNTRL1 0x198
  18. #define QPHY_V5_PCS_CDR_RESET_TIME 0x1b0
  19. #define QPHY_V5_PCS_RX_CONFIG 0x1b0
  20. #define QPHY_V5_PCS_ALIGN_DETECT_CONFIG1 0x1c0
  21. #define QPHY_V5_PCS_ALIGN_DETECT_CONFIG2 0x1c4
  22. #define QPHY_V5_PCS_PCS_TX_RX_CONFIG 0x1d0
  23. #define QPHY_V5_PCS_EQ_CONFIG1 0x1dc
  24. #define QPHY_V5_PCS_EQ_CONFIG2 0x1e0
  25. #define QPHY_V5_PCS_EQ_CONFIG3 0x1e4
  26. #define QPHY_V5_PCS_EQ_CONFIG5 0x1ec
  27. #endif