usb.h 3.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117
  1. /* SPDX-License-Identifier: ISC */
  2. /*
  3. * Copyright (c) 2004-2011 Atheros Communications Inc.
  4. * Copyright (c) 2011-2012 Qualcomm Atheros, Inc.
  5. * Copyright (c) 2016-2017 Erik Stromdahl <[email protected]>
  6. */
  7. #ifndef _USB_H_
  8. #define _USB_H_
  9. /* constants */
  10. #define TX_URB_COUNT 32
  11. #define RX_URB_COUNT 32
  12. #define ATH10K_USB_RX_BUFFER_SIZE 4096
  13. #define ATH10K_USB_PIPE_INVALID ATH10K_USB_PIPE_MAX
  14. /* USB endpoint definitions */
  15. #define ATH10K_USB_EP_ADDR_APP_CTRL_IN 0x81
  16. #define ATH10K_USB_EP_ADDR_APP_DATA_IN 0x82
  17. #define ATH10K_USB_EP_ADDR_APP_DATA2_IN 0x83
  18. #define ATH10K_USB_EP_ADDR_APP_INT_IN 0x84
  19. #define ATH10K_USB_EP_ADDR_APP_CTRL_OUT 0x01
  20. #define ATH10K_USB_EP_ADDR_APP_DATA_LP_OUT 0x02
  21. #define ATH10K_USB_EP_ADDR_APP_DATA_MP_OUT 0x03
  22. #define ATH10K_USB_EP_ADDR_APP_DATA_HP_OUT 0x04
  23. /* diagnostic command definitions */
  24. #define ATH10K_USB_CONTROL_REQ_SEND_BMI_CMD 1
  25. #define ATH10K_USB_CONTROL_REQ_RECV_BMI_RESP 2
  26. #define ATH10K_USB_CONTROL_REQ_DIAG_CMD 3
  27. #define ATH10K_USB_CONTROL_REQ_DIAG_RESP 4
  28. #define ATH10K_USB_CTRL_DIAG_CC_READ 0
  29. #define ATH10K_USB_CTRL_DIAG_CC_WRITE 1
  30. #define ATH10K_USB_IS_BULK_EP(attr) (((attr) & 3) == 0x02)
  31. #define ATH10K_USB_IS_INT_EP(attr) (((attr) & 3) == 0x03)
  32. #define ATH10K_USB_IS_ISOC_EP(attr) (((attr) & 3) == 0x01)
  33. #define ATH10K_USB_IS_DIR_IN(addr) ((addr) & 0x80)
  34. struct ath10k_usb_ctrl_diag_cmd_write {
  35. __le32 cmd;
  36. __le32 address;
  37. __le32 value;
  38. __le32 padding;
  39. } __packed;
  40. struct ath10k_usb_ctrl_diag_cmd_read {
  41. __le32 cmd;
  42. __le32 address;
  43. } __packed;
  44. struct ath10k_usb_ctrl_diag_resp_read {
  45. u8 value[4];
  46. } __packed;
  47. /* tx/rx pipes for usb */
  48. enum ath10k_usb_pipe_id {
  49. ATH10K_USB_PIPE_TX_CTRL = 0,
  50. ATH10K_USB_PIPE_TX_DATA_LP,
  51. ATH10K_USB_PIPE_TX_DATA_MP,
  52. ATH10K_USB_PIPE_TX_DATA_HP,
  53. ATH10K_USB_PIPE_RX_CTRL,
  54. ATH10K_USB_PIPE_RX_DATA,
  55. ATH10K_USB_PIPE_RX_DATA2,
  56. ATH10K_USB_PIPE_RX_INT,
  57. ATH10K_USB_PIPE_MAX
  58. };
  59. struct ath10k_usb_pipe {
  60. struct list_head urb_list_head;
  61. struct usb_anchor urb_submitted;
  62. u32 urb_alloc;
  63. u32 urb_cnt;
  64. u32 urb_cnt_thresh;
  65. unsigned int usb_pipe_handle;
  66. u32 flags;
  67. u8 ep_address;
  68. u8 logical_pipe_num;
  69. struct ath10k_usb *ar_usb;
  70. u16 max_packet_size;
  71. struct work_struct io_complete_work;
  72. struct sk_buff_head io_comp_queue;
  73. struct usb_endpoint_descriptor *ep_desc;
  74. };
  75. #define ATH10K_USB_PIPE_FLAG_TX BIT(0)
  76. /* usb device object */
  77. struct ath10k_usb {
  78. /* protects pipe->urb_list_head and pipe->urb_cnt */
  79. spinlock_t cs_lock;
  80. struct usb_device *udev;
  81. struct usb_interface *interface;
  82. struct ath10k_usb_pipe pipes[ATH10K_USB_PIPE_MAX];
  83. u8 *diag_cmd_buffer;
  84. u8 *diag_resp_buffer;
  85. struct ath10k *ar;
  86. };
  87. /* usb urb object */
  88. struct ath10k_urb_context {
  89. struct list_head link;
  90. struct ath10k_usb_pipe *pipe;
  91. struct sk_buff *skb;
  92. struct ath10k *ar;
  93. };
  94. static inline struct ath10k_usb *ath10k_usb_priv(struct ath10k *ar)
  95. {
  96. return (struct ath10k_usb *)ar->drv_priv;
  97. }
  98. #endif