spi_ks8995.c 12 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506
  1. // SPDX-License-Identifier: GPL-2.0
  2. /*
  3. * SPI driver for Micrel/Kendin KS8995M and KSZ8864RMN ethernet switches
  4. *
  5. * Copyright (C) 2008 Gabor Juhos <juhosg at openwrt.org>
  6. *
  7. * This file was based on: drivers/spi/at25.c
  8. * Copyright (C) 2006 David Brownell
  9. */
  10. #define pr_fmt(fmt) KBUILD_MODNAME ": " fmt
  11. #include <linux/types.h>
  12. #include <linux/kernel.h>
  13. #include <linux/module.h>
  14. #include <linux/delay.h>
  15. #include <linux/device.h>
  16. #include <linux/gpio/consumer.h>
  17. #include <linux/of.h>
  18. #include <linux/spi/spi.h>
  19. #define DRV_VERSION "0.1.1"
  20. #define DRV_DESC "Micrel KS8995 Ethernet switch SPI driver"
  21. /* ------------------------------------------------------------------------ */
  22. #define KS8995_REG_ID0 0x00 /* Chip ID0 */
  23. #define KS8995_REG_ID1 0x01 /* Chip ID1 */
  24. #define KS8995_REG_GC0 0x02 /* Global Control 0 */
  25. #define KS8995_REG_GC1 0x03 /* Global Control 1 */
  26. #define KS8995_REG_GC2 0x04 /* Global Control 2 */
  27. #define KS8995_REG_GC3 0x05 /* Global Control 3 */
  28. #define KS8995_REG_GC4 0x06 /* Global Control 4 */
  29. #define KS8995_REG_GC5 0x07 /* Global Control 5 */
  30. #define KS8995_REG_GC6 0x08 /* Global Control 6 */
  31. #define KS8995_REG_GC7 0x09 /* Global Control 7 */
  32. #define KS8995_REG_GC8 0x0a /* Global Control 8 */
  33. #define KS8995_REG_GC9 0x0b /* Global Control 9 */
  34. #define KS8995_REG_PC(p, r) ((0x10 * p) + r) /* Port Control */
  35. #define KS8995_REG_PS(p, r) ((0x10 * p) + r + 0xe) /* Port Status */
  36. #define KS8995_REG_TPC0 0x60 /* TOS Priority Control 0 */
  37. #define KS8995_REG_TPC1 0x61 /* TOS Priority Control 1 */
  38. #define KS8995_REG_TPC2 0x62 /* TOS Priority Control 2 */
  39. #define KS8995_REG_TPC3 0x63 /* TOS Priority Control 3 */
  40. #define KS8995_REG_TPC4 0x64 /* TOS Priority Control 4 */
  41. #define KS8995_REG_TPC5 0x65 /* TOS Priority Control 5 */
  42. #define KS8995_REG_TPC6 0x66 /* TOS Priority Control 6 */
  43. #define KS8995_REG_TPC7 0x67 /* TOS Priority Control 7 */
  44. #define KS8995_REG_MAC0 0x68 /* MAC address 0 */
  45. #define KS8995_REG_MAC1 0x69 /* MAC address 1 */
  46. #define KS8995_REG_MAC2 0x6a /* MAC address 2 */
  47. #define KS8995_REG_MAC3 0x6b /* MAC address 3 */
  48. #define KS8995_REG_MAC4 0x6c /* MAC address 4 */
  49. #define KS8995_REG_MAC5 0x6d /* MAC address 5 */
  50. #define KS8995_REG_IAC0 0x6e /* Indirect Access Control 0 */
  51. #define KS8995_REG_IAC1 0x6f /* Indirect Access Control 0 */
  52. #define KS8995_REG_IAD7 0x70 /* Indirect Access Data 7 */
  53. #define KS8995_REG_IAD6 0x71 /* Indirect Access Data 6 */
  54. #define KS8995_REG_IAD5 0x72 /* Indirect Access Data 5 */
  55. #define KS8995_REG_IAD4 0x73 /* Indirect Access Data 4 */
  56. #define KS8995_REG_IAD3 0x74 /* Indirect Access Data 3 */
  57. #define KS8995_REG_IAD2 0x75 /* Indirect Access Data 2 */
  58. #define KS8995_REG_IAD1 0x76 /* Indirect Access Data 1 */
  59. #define KS8995_REG_IAD0 0x77 /* Indirect Access Data 0 */
  60. #define KSZ8864_REG_ID1 0xfe /* Chip ID in bit 7 */
  61. #define KS8995_REGS_SIZE 0x80
  62. #define KSZ8864_REGS_SIZE 0x100
  63. #define KSZ8795_REGS_SIZE 0x100
  64. #define ID1_CHIPID_M 0xf
  65. #define ID1_CHIPID_S 4
  66. #define ID1_REVISION_M 0x7
  67. #define ID1_REVISION_S 1
  68. #define ID1_START_SW 1 /* start the switch */
  69. #define FAMILY_KS8995 0x95
  70. #define FAMILY_KSZ8795 0x87
  71. #define CHIPID_M 0
  72. #define KS8995_CHIP_ID 0x00
  73. #define KSZ8864_CHIP_ID 0x01
  74. #define KSZ8795_CHIP_ID 0x09
  75. #define KS8995_CMD_WRITE 0x02U
  76. #define KS8995_CMD_READ 0x03U
  77. #define KS8995_RESET_DELAY 10 /* usec */
  78. enum ks8995_chip_variant {
  79. ks8995,
  80. ksz8864,
  81. ksz8795,
  82. max_variant
  83. };
  84. struct ks8995_chip_params {
  85. char *name;
  86. int family_id;
  87. int chip_id;
  88. int regs_size;
  89. int addr_width;
  90. int addr_shift;
  91. };
  92. static const struct ks8995_chip_params ks8995_chip[] = {
  93. [ks8995] = {
  94. .name = "KS8995MA",
  95. .family_id = FAMILY_KS8995,
  96. .chip_id = KS8995_CHIP_ID,
  97. .regs_size = KS8995_REGS_SIZE,
  98. .addr_width = 8,
  99. .addr_shift = 0,
  100. },
  101. [ksz8864] = {
  102. .name = "KSZ8864RMN",
  103. .family_id = FAMILY_KS8995,
  104. .chip_id = KSZ8864_CHIP_ID,
  105. .regs_size = KSZ8864_REGS_SIZE,
  106. .addr_width = 8,
  107. .addr_shift = 0,
  108. },
  109. [ksz8795] = {
  110. .name = "KSZ8795CLX",
  111. .family_id = FAMILY_KSZ8795,
  112. .chip_id = KSZ8795_CHIP_ID,
  113. .regs_size = KSZ8795_REGS_SIZE,
  114. .addr_width = 12,
  115. .addr_shift = 1,
  116. },
  117. };
  118. struct ks8995_switch {
  119. struct spi_device *spi;
  120. struct mutex lock;
  121. struct gpio_desc *reset_gpio;
  122. struct bin_attribute regs_attr;
  123. const struct ks8995_chip_params *chip;
  124. int revision_id;
  125. };
  126. static const struct spi_device_id ks8995_id[] = {
  127. {"ks8995", ks8995},
  128. {"ksz8864", ksz8864},
  129. {"ksz8795", ksz8795},
  130. { }
  131. };
  132. MODULE_DEVICE_TABLE(spi, ks8995_id);
  133. static const struct of_device_id ks8895_spi_of_match[] = {
  134. { .compatible = "micrel,ks8995" },
  135. { .compatible = "micrel,ksz8864" },
  136. { .compatible = "micrel,ksz8795" },
  137. { },
  138. };
  139. MODULE_DEVICE_TABLE(of, ks8895_spi_of_match);
  140. static inline u8 get_chip_id(u8 val)
  141. {
  142. return (val >> ID1_CHIPID_S) & ID1_CHIPID_M;
  143. }
  144. static inline u8 get_chip_rev(u8 val)
  145. {
  146. return (val >> ID1_REVISION_S) & ID1_REVISION_M;
  147. }
  148. /* create_spi_cmd - create a chip specific SPI command header
  149. * @ks: pointer to switch instance
  150. * @cmd: SPI command for switch
  151. * @address: register address for command
  152. *
  153. * Different chip families use different bit pattern to address the switches
  154. * registers:
  155. *
  156. * KS8995: 8bit command + 8bit address
  157. * KSZ8795: 3bit command + 12bit address + 1bit TR (?)
  158. */
  159. static inline __be16 create_spi_cmd(struct ks8995_switch *ks, int cmd,
  160. unsigned address)
  161. {
  162. u16 result = cmd;
  163. /* make room for address (incl. address shift) */
  164. result <<= ks->chip->addr_width + ks->chip->addr_shift;
  165. /* add address */
  166. result |= address << ks->chip->addr_shift;
  167. /* SPI protocol needs big endian */
  168. return cpu_to_be16(result);
  169. }
  170. /* ------------------------------------------------------------------------ */
  171. static int ks8995_read(struct ks8995_switch *ks, char *buf,
  172. unsigned offset, size_t count)
  173. {
  174. __be16 cmd;
  175. struct spi_transfer t[2];
  176. struct spi_message m;
  177. int err;
  178. cmd = create_spi_cmd(ks, KS8995_CMD_READ, offset);
  179. spi_message_init(&m);
  180. memset(&t, 0, sizeof(t));
  181. t[0].tx_buf = &cmd;
  182. t[0].len = sizeof(cmd);
  183. spi_message_add_tail(&t[0], &m);
  184. t[1].rx_buf = buf;
  185. t[1].len = count;
  186. spi_message_add_tail(&t[1], &m);
  187. mutex_lock(&ks->lock);
  188. err = spi_sync(ks->spi, &m);
  189. mutex_unlock(&ks->lock);
  190. return err ? err : count;
  191. }
  192. static int ks8995_write(struct ks8995_switch *ks, char *buf,
  193. unsigned offset, size_t count)
  194. {
  195. __be16 cmd;
  196. struct spi_transfer t[2];
  197. struct spi_message m;
  198. int err;
  199. cmd = create_spi_cmd(ks, KS8995_CMD_WRITE, offset);
  200. spi_message_init(&m);
  201. memset(&t, 0, sizeof(t));
  202. t[0].tx_buf = &cmd;
  203. t[0].len = sizeof(cmd);
  204. spi_message_add_tail(&t[0], &m);
  205. t[1].tx_buf = buf;
  206. t[1].len = count;
  207. spi_message_add_tail(&t[1], &m);
  208. mutex_lock(&ks->lock);
  209. err = spi_sync(ks->spi, &m);
  210. mutex_unlock(&ks->lock);
  211. return err ? err : count;
  212. }
  213. static inline int ks8995_read_reg(struct ks8995_switch *ks, u8 addr, u8 *buf)
  214. {
  215. return ks8995_read(ks, buf, addr, 1) != 1;
  216. }
  217. static inline int ks8995_write_reg(struct ks8995_switch *ks, u8 addr, u8 val)
  218. {
  219. char buf = val;
  220. return ks8995_write(ks, &buf, addr, 1) != 1;
  221. }
  222. /* ------------------------------------------------------------------------ */
  223. static int ks8995_stop(struct ks8995_switch *ks)
  224. {
  225. return ks8995_write_reg(ks, KS8995_REG_ID1, 0);
  226. }
  227. static int ks8995_start(struct ks8995_switch *ks)
  228. {
  229. return ks8995_write_reg(ks, KS8995_REG_ID1, 1);
  230. }
  231. static int ks8995_reset(struct ks8995_switch *ks)
  232. {
  233. int err;
  234. err = ks8995_stop(ks);
  235. if (err)
  236. return err;
  237. udelay(KS8995_RESET_DELAY);
  238. return ks8995_start(ks);
  239. }
  240. static ssize_t ks8995_registers_read(struct file *filp, struct kobject *kobj,
  241. struct bin_attribute *bin_attr, char *buf, loff_t off, size_t count)
  242. {
  243. struct device *dev;
  244. struct ks8995_switch *ks8995;
  245. dev = kobj_to_dev(kobj);
  246. ks8995 = dev_get_drvdata(dev);
  247. return ks8995_read(ks8995, buf, off, count);
  248. }
  249. static ssize_t ks8995_registers_write(struct file *filp, struct kobject *kobj,
  250. struct bin_attribute *bin_attr, char *buf, loff_t off, size_t count)
  251. {
  252. struct device *dev;
  253. struct ks8995_switch *ks8995;
  254. dev = kobj_to_dev(kobj);
  255. ks8995 = dev_get_drvdata(dev);
  256. return ks8995_write(ks8995, buf, off, count);
  257. }
  258. /* ks8995_get_revision - get chip revision
  259. * @ks: pointer to switch instance
  260. *
  261. * Verify chip family and id and get chip revision.
  262. */
  263. static int ks8995_get_revision(struct ks8995_switch *ks)
  264. {
  265. int err;
  266. u8 id0, id1, ksz8864_id;
  267. /* read family id */
  268. err = ks8995_read_reg(ks, KS8995_REG_ID0, &id0);
  269. if (err) {
  270. err = -EIO;
  271. goto err_out;
  272. }
  273. /* verify family id */
  274. if (id0 != ks->chip->family_id) {
  275. dev_err(&ks->spi->dev, "chip family id mismatch: expected 0x%02x but 0x%02x read\n",
  276. ks->chip->family_id, id0);
  277. err = -ENODEV;
  278. goto err_out;
  279. }
  280. switch (ks->chip->family_id) {
  281. case FAMILY_KS8995:
  282. /* try reading chip id at CHIP ID1 */
  283. err = ks8995_read_reg(ks, KS8995_REG_ID1, &id1);
  284. if (err) {
  285. err = -EIO;
  286. goto err_out;
  287. }
  288. /* verify chip id */
  289. if ((get_chip_id(id1) == CHIPID_M) &&
  290. (get_chip_id(id1) == ks->chip->chip_id)) {
  291. /* KS8995MA */
  292. ks->revision_id = get_chip_rev(id1);
  293. } else if (get_chip_id(id1) != CHIPID_M) {
  294. /* KSZ8864RMN */
  295. err = ks8995_read_reg(ks, KS8995_REG_ID1, &ksz8864_id);
  296. if (err) {
  297. err = -EIO;
  298. goto err_out;
  299. }
  300. if ((ksz8864_id & 0x80) &&
  301. (ks->chip->chip_id == KSZ8864_CHIP_ID)) {
  302. ks->revision_id = get_chip_rev(id1);
  303. }
  304. } else {
  305. dev_err(&ks->spi->dev, "unsupported chip id for KS8995 family: 0x%02x\n",
  306. id1);
  307. err = -ENODEV;
  308. }
  309. break;
  310. case FAMILY_KSZ8795:
  311. /* try reading chip id at CHIP ID1 */
  312. err = ks8995_read_reg(ks, KS8995_REG_ID1, &id1);
  313. if (err) {
  314. err = -EIO;
  315. goto err_out;
  316. }
  317. if (get_chip_id(id1) == ks->chip->chip_id) {
  318. ks->revision_id = get_chip_rev(id1);
  319. } else {
  320. dev_err(&ks->spi->dev, "unsupported chip id for KSZ8795 family: 0x%02x\n",
  321. id1);
  322. err = -ENODEV;
  323. }
  324. break;
  325. default:
  326. dev_err(&ks->spi->dev, "unsupported family id: 0x%02x\n", id0);
  327. err = -ENODEV;
  328. break;
  329. }
  330. err_out:
  331. return err;
  332. }
  333. static const struct bin_attribute ks8995_registers_attr = {
  334. .attr = {
  335. .name = "registers",
  336. .mode = 0600,
  337. },
  338. .size = KS8995_REGS_SIZE,
  339. .read = ks8995_registers_read,
  340. .write = ks8995_registers_write,
  341. };
  342. /* ------------------------------------------------------------------------ */
  343. static int ks8995_probe(struct spi_device *spi)
  344. {
  345. struct ks8995_switch *ks;
  346. int err;
  347. int variant = spi_get_device_id(spi)->driver_data;
  348. if (variant >= max_variant) {
  349. dev_err(&spi->dev, "bad chip variant %d\n", variant);
  350. return -ENODEV;
  351. }
  352. ks = devm_kzalloc(&spi->dev, sizeof(*ks), GFP_KERNEL);
  353. if (!ks)
  354. return -ENOMEM;
  355. mutex_init(&ks->lock);
  356. ks->spi = spi;
  357. ks->chip = &ks8995_chip[variant];
  358. ks->reset_gpio = devm_gpiod_get_optional(&spi->dev, "reset",
  359. GPIOD_OUT_HIGH);
  360. err = PTR_ERR_OR_ZERO(ks->reset_gpio);
  361. if (err) {
  362. dev_err(&spi->dev,
  363. "failed to get reset gpio: %d\n", err);
  364. return err;
  365. }
  366. err = gpiod_set_consumer_name(ks->reset_gpio, "switch-reset");
  367. if (err)
  368. return err;
  369. /* de-assert switch reset */
  370. /* FIXME: this likely requires a delay */
  371. gpiod_set_value_cansleep(ks->reset_gpio, 0);
  372. spi_set_drvdata(spi, ks);
  373. spi->mode = SPI_MODE_0;
  374. spi->bits_per_word = 8;
  375. err = spi_setup(spi);
  376. if (err) {
  377. dev_err(&spi->dev, "spi_setup failed, err=%d\n", err);
  378. return err;
  379. }
  380. err = ks8995_get_revision(ks);
  381. if (err)
  382. return err;
  383. memcpy(&ks->regs_attr, &ks8995_registers_attr, sizeof(ks->regs_attr));
  384. ks->regs_attr.size = ks->chip->regs_size;
  385. err = ks8995_reset(ks);
  386. if (err)
  387. return err;
  388. sysfs_attr_init(&ks->regs_attr.attr);
  389. err = sysfs_create_bin_file(&spi->dev.kobj, &ks->regs_attr);
  390. if (err) {
  391. dev_err(&spi->dev, "unable to create sysfs file, err=%d\n",
  392. err);
  393. return err;
  394. }
  395. dev_info(&spi->dev, "%s device found, Chip ID:%x, Revision:%x\n",
  396. ks->chip->name, ks->chip->chip_id, ks->revision_id);
  397. return 0;
  398. }
  399. static void ks8995_remove(struct spi_device *spi)
  400. {
  401. struct ks8995_switch *ks = spi_get_drvdata(spi);
  402. sysfs_remove_bin_file(&spi->dev.kobj, &ks->regs_attr);
  403. /* assert reset */
  404. gpiod_set_value_cansleep(ks->reset_gpio, 1);
  405. }
  406. /* ------------------------------------------------------------------------ */
  407. static struct spi_driver ks8995_driver = {
  408. .driver = {
  409. .name = "spi-ks8995",
  410. .of_match_table = of_match_ptr(ks8895_spi_of_match),
  411. },
  412. .probe = ks8995_probe,
  413. .remove = ks8995_remove,
  414. .id_table = ks8995_id,
  415. };
  416. module_spi_driver(ks8995_driver);
  417. MODULE_DESCRIPTION(DRV_DESC);
  418. MODULE_VERSION(DRV_VERSION);
  419. MODULE_AUTHOR("Gabor Juhos <juhosg at openwrt.org>");
  420. MODULE_LICENSE("GPL v2");