mdio-moxart.c 4.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187
  1. // SPDX-License-Identifier: GPL-2.0
  2. /* MOXA ART Ethernet (RTL8201CP) MDIO interface driver
  3. *
  4. * Copyright (C) 2013 Jonas Jensen <[email protected]>
  5. */
  6. #include <linux/delay.h>
  7. #include <linux/kernel.h>
  8. #include <linux/module.h>
  9. #include <linux/mutex.h>
  10. #include <linux/of_address.h>
  11. #include <linux/of_mdio.h>
  12. #include <linux/phy.h>
  13. #include <linux/platform_device.h>
  14. #define REG_PHY_CTRL 0
  15. #define REG_PHY_WRITE_DATA 4
  16. /* REG_PHY_CTRL */
  17. #define MIIWR BIT(27) /* init write sequence (auto cleared)*/
  18. #define MIIRD BIT(26)
  19. #define REGAD_MASK 0x3e00000
  20. #define PHYAD_MASK 0x1f0000
  21. #define MIIRDATA_MASK 0xffff
  22. /* REG_PHY_WRITE_DATA */
  23. #define MIIWDATA_MASK 0xffff
  24. struct moxart_mdio_data {
  25. void __iomem *base;
  26. };
  27. static int moxart_mdio_read(struct mii_bus *bus, int mii_id, int regnum)
  28. {
  29. struct moxart_mdio_data *data = bus->priv;
  30. u32 ctrl = 0;
  31. unsigned int count = 5;
  32. dev_dbg(&bus->dev, "%s\n", __func__);
  33. ctrl |= MIIRD | ((mii_id << 16) & PHYAD_MASK) |
  34. ((regnum << 21) & REGAD_MASK);
  35. writel(ctrl, data->base + REG_PHY_CTRL);
  36. do {
  37. ctrl = readl(data->base + REG_PHY_CTRL);
  38. if (!(ctrl & MIIRD))
  39. return ctrl & MIIRDATA_MASK;
  40. mdelay(10);
  41. count--;
  42. } while (count > 0);
  43. dev_dbg(&bus->dev, "%s timed out\n", __func__);
  44. return -ETIMEDOUT;
  45. }
  46. static int moxart_mdio_write(struct mii_bus *bus, int mii_id,
  47. int regnum, u16 value)
  48. {
  49. struct moxart_mdio_data *data = bus->priv;
  50. u32 ctrl = 0;
  51. unsigned int count = 5;
  52. dev_dbg(&bus->dev, "%s\n", __func__);
  53. ctrl |= MIIWR | ((mii_id << 16) & PHYAD_MASK) |
  54. ((regnum << 21) & REGAD_MASK);
  55. value &= MIIWDATA_MASK;
  56. writel(value, data->base + REG_PHY_WRITE_DATA);
  57. writel(ctrl, data->base + REG_PHY_CTRL);
  58. do {
  59. ctrl = readl(data->base + REG_PHY_CTRL);
  60. if (!(ctrl & MIIWR))
  61. return 0;
  62. mdelay(10);
  63. count--;
  64. } while (count > 0);
  65. dev_dbg(&bus->dev, "%s timed out\n", __func__);
  66. return -ETIMEDOUT;
  67. }
  68. static int moxart_mdio_reset(struct mii_bus *bus)
  69. {
  70. int data, i;
  71. for (i = 0; i < PHY_MAX_ADDR; i++) {
  72. data = moxart_mdio_read(bus, i, MII_BMCR);
  73. if (data < 0)
  74. continue;
  75. data |= BMCR_RESET;
  76. if (moxart_mdio_write(bus, i, MII_BMCR, data) < 0)
  77. continue;
  78. }
  79. return 0;
  80. }
  81. static int moxart_mdio_probe(struct platform_device *pdev)
  82. {
  83. struct device_node *np = pdev->dev.of_node;
  84. struct mii_bus *bus;
  85. struct moxart_mdio_data *data;
  86. int ret, i;
  87. bus = mdiobus_alloc_size(sizeof(*data));
  88. if (!bus)
  89. return -ENOMEM;
  90. bus->name = "MOXA ART Ethernet MII";
  91. bus->read = &moxart_mdio_read;
  92. bus->write = &moxart_mdio_write;
  93. bus->reset = &moxart_mdio_reset;
  94. snprintf(bus->id, MII_BUS_ID_SIZE, "%s-%d-mii", pdev->name, pdev->id);
  95. bus->parent = &pdev->dev;
  96. /* Setting PHY_MAC_INTERRUPT here even if it has no effect,
  97. * of_mdiobus_register() sets these PHY_POLL.
  98. * Ideally, the interrupt from MAC controller could be used to
  99. * detect link state changes, not polling, i.e. if there was
  100. * a way phy_driver could set PHY_HAS_INTERRUPT but have that
  101. * interrupt handled in ethernet drivercode.
  102. */
  103. for (i = 0; i < PHY_MAX_ADDR; i++)
  104. bus->irq[i] = PHY_MAC_INTERRUPT;
  105. data = bus->priv;
  106. data->base = devm_platform_ioremap_resource(pdev, 0);
  107. if (IS_ERR(data->base)) {
  108. ret = PTR_ERR(data->base);
  109. goto err_out_free_mdiobus;
  110. }
  111. ret = of_mdiobus_register(bus, np);
  112. if (ret < 0)
  113. goto err_out_free_mdiobus;
  114. platform_set_drvdata(pdev, bus);
  115. return 0;
  116. err_out_free_mdiobus:
  117. mdiobus_free(bus);
  118. return ret;
  119. }
  120. static int moxart_mdio_remove(struct platform_device *pdev)
  121. {
  122. struct mii_bus *bus = platform_get_drvdata(pdev);
  123. mdiobus_unregister(bus);
  124. mdiobus_free(bus);
  125. return 0;
  126. }
  127. static const struct of_device_id moxart_mdio_dt_ids[] = {
  128. { .compatible = "moxa,moxart-mdio" },
  129. { }
  130. };
  131. MODULE_DEVICE_TABLE(of, moxart_mdio_dt_ids);
  132. static struct platform_driver moxart_mdio_driver = {
  133. .probe = moxart_mdio_probe,
  134. .remove = moxart_mdio_remove,
  135. .driver = {
  136. .name = "moxart-mdio",
  137. .of_match_table = moxart_mdio_dt_ids,
  138. },
  139. };
  140. module_platform_driver(moxart_mdio_driver);
  141. MODULE_DESCRIPTION("MOXA ART MDIO interface driver");
  142. MODULE_AUTHOR("Jonas Jensen <[email protected]>");
  143. MODULE_LICENSE("GPL v2");