peak_pcmcia.c 18 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733
  1. // SPDX-License-Identifier: GPL-2.0-only
  2. /*
  3. * Copyright (C) 2010-2012 Stephane Grosjean <[email protected]>
  4. *
  5. * CAN driver for PEAK-System PCAN-PC Card
  6. * Derived from the PCAN project file driver/src/pcan_pccard.c
  7. * Copyright (C) 2006-2010 PEAK System-Technik GmbH
  8. */
  9. #include <linux/kernel.h>
  10. #include <linux/module.h>
  11. #include <linux/interrupt.h>
  12. #include <linux/netdevice.h>
  13. #include <linux/delay.h>
  14. #include <linux/timer.h>
  15. #include <linux/io.h>
  16. #include <pcmcia/cistpl.h>
  17. #include <pcmcia/ds.h>
  18. #include <linux/can.h>
  19. #include <linux/can/dev.h>
  20. #include "sja1000.h"
  21. MODULE_AUTHOR("Stephane Grosjean <[email protected]>");
  22. MODULE_DESCRIPTION("CAN driver for PEAK-System PCAN-PC Cards");
  23. MODULE_LICENSE("GPL v2");
  24. /* PEAK-System PCMCIA driver name */
  25. #define PCC_NAME "peak_pcmcia"
  26. #define PCC_CHAN_MAX 2
  27. #define PCC_CAN_CLOCK (16000000 / 2)
  28. #define PCC_MANF_ID 0x0377
  29. #define PCC_CARD_ID 0x0001
  30. #define PCC_CHAN_SIZE 0x20
  31. #define PCC_CHAN_OFF(c) ((c) * PCC_CHAN_SIZE)
  32. #define PCC_COMN_OFF (PCC_CHAN_OFF(PCC_CHAN_MAX))
  33. #define PCC_COMN_SIZE 0x40
  34. /* common area registers */
  35. #define PCC_CCR 0x00
  36. #define PCC_CSR 0x02
  37. #define PCC_CPR 0x04
  38. #define PCC_SPI_DIR 0x06
  39. #define PCC_SPI_DOR 0x08
  40. #define PCC_SPI_ADR 0x0a
  41. #define PCC_SPI_IR 0x0c
  42. #define PCC_FW_MAJOR 0x10
  43. #define PCC_FW_MINOR 0x12
  44. /* CCR bits */
  45. #define PCC_CCR_CLK_16 0x00
  46. #define PCC_CCR_CLK_10 0x01
  47. #define PCC_CCR_CLK_21 0x02
  48. #define PCC_CCR_CLK_8 0x03
  49. #define PCC_CCR_CLK_MASK PCC_CCR_CLK_8
  50. #define PCC_CCR_RST_CHAN(c) (0x01 << ((c) + 2))
  51. #define PCC_CCR_RST_ALL (PCC_CCR_RST_CHAN(0) | PCC_CCR_RST_CHAN(1))
  52. #define PCC_CCR_RST_MASK PCC_CCR_RST_ALL
  53. /* led selection bits */
  54. #define PCC_LED(c) (1 << (c))
  55. #define PCC_LED_ALL (PCC_LED(0) | PCC_LED(1))
  56. /* led state value */
  57. #define PCC_LED_ON 0x00
  58. #define PCC_LED_FAST 0x01
  59. #define PCC_LED_SLOW 0x02
  60. #define PCC_LED_OFF 0x03
  61. #define PCC_CCR_LED_CHAN(s, c) ((s) << (((c) + 2) << 1))
  62. #define PCC_CCR_LED_ON_CHAN(c) PCC_CCR_LED_CHAN(PCC_LED_ON, c)
  63. #define PCC_CCR_LED_FAST_CHAN(c) PCC_CCR_LED_CHAN(PCC_LED_FAST, c)
  64. #define PCC_CCR_LED_SLOW_CHAN(c) PCC_CCR_LED_CHAN(PCC_LED_SLOW, c)
  65. #define PCC_CCR_LED_OFF_CHAN(c) PCC_CCR_LED_CHAN(PCC_LED_OFF, c)
  66. #define PCC_CCR_LED_MASK_CHAN(c) PCC_CCR_LED_OFF_CHAN(c)
  67. #define PCC_CCR_LED_OFF_ALL (PCC_CCR_LED_OFF_CHAN(0) | \
  68. PCC_CCR_LED_OFF_CHAN(1))
  69. #define PCC_CCR_LED_MASK PCC_CCR_LED_OFF_ALL
  70. #define PCC_CCR_INIT (PCC_CCR_CLK_16 | PCC_CCR_RST_ALL | PCC_CCR_LED_OFF_ALL)
  71. /* CSR bits */
  72. #define PCC_CSR_SPI_BUSY 0x04
  73. /* time waiting for SPI busy (prevent from infinite loop) */
  74. #define PCC_SPI_MAX_BUSY_WAIT_MS 3
  75. /* max count of reading the SPI status register waiting for a change */
  76. /* (prevent from infinite loop) */
  77. #define PCC_WRITE_MAX_LOOP 1000
  78. /* max nb of int handled by that isr in one shot (prevent from infinite loop) */
  79. #define PCC_ISR_MAX_LOOP 10
  80. /* EEPROM chip instruction set */
  81. /* note: EEPROM Read/Write instructions include A8 bit */
  82. #define PCC_EEP_WRITE(a) (0x02 | (((a) & 0x100) >> 5))
  83. #define PCC_EEP_READ(a) (0x03 | (((a) & 0x100) >> 5))
  84. #define PCC_EEP_WRDI 0x04 /* EEPROM Write Disable */
  85. #define PCC_EEP_RDSR 0x05 /* EEPROM Read Status Register */
  86. #define PCC_EEP_WREN 0x06 /* EEPROM Write Enable */
  87. /* EEPROM Status Register bits */
  88. #define PCC_EEP_SR_WEN 0x02 /* EEPROM SR Write Enable bit */
  89. #define PCC_EEP_SR_WIP 0x01 /* EEPROM SR Write In Progress bit */
  90. /*
  91. * The board configuration is probably following:
  92. * RX1 is connected to ground.
  93. * TX1 is not connected.
  94. * CLKO is not connected.
  95. * Setting the OCR register to 0xDA is a good idea.
  96. * This means normal output mode, push-pull and the correct polarity.
  97. */
  98. #define PCC_OCR (OCR_TX0_PUSHPULL | OCR_TX1_PUSHPULL)
  99. /*
  100. * In the CDR register, you should set CBP to 1.
  101. * You will probably also want to set the clock divider value to 7
  102. * (meaning direct oscillator output) because the second SJA1000 chip
  103. * is driven by the first one CLKOUT output.
  104. */
  105. #define PCC_CDR (CDR_CBP | CDR_CLKOUT_MASK)
  106. struct pcan_channel {
  107. struct net_device *netdev;
  108. unsigned long prev_rx_bytes;
  109. unsigned long prev_tx_bytes;
  110. };
  111. /* PCAN-PC Card private structure */
  112. struct pcan_pccard {
  113. struct pcmcia_device *pdev;
  114. int chan_count;
  115. struct pcan_channel channel[PCC_CHAN_MAX];
  116. u8 ccr;
  117. u8 fw_major;
  118. u8 fw_minor;
  119. void __iomem *ioport_addr;
  120. struct timer_list led_timer;
  121. };
  122. static struct pcmcia_device_id pcan_table[] = {
  123. PCMCIA_DEVICE_MANF_CARD(PCC_MANF_ID, PCC_CARD_ID),
  124. PCMCIA_DEVICE_NULL,
  125. };
  126. MODULE_DEVICE_TABLE(pcmcia, pcan_table);
  127. static void pcan_set_leds(struct pcan_pccard *card, u8 mask, u8 state);
  128. /*
  129. * start timer which controls leds state
  130. */
  131. static void pcan_start_led_timer(struct pcan_pccard *card)
  132. {
  133. if (!timer_pending(&card->led_timer))
  134. mod_timer(&card->led_timer, jiffies + HZ);
  135. }
  136. /*
  137. * stop the timer which controls leds state
  138. */
  139. static void pcan_stop_led_timer(struct pcan_pccard *card)
  140. {
  141. del_timer_sync(&card->led_timer);
  142. }
  143. /*
  144. * read a sja1000 register
  145. */
  146. static u8 pcan_read_canreg(const struct sja1000_priv *priv, int port)
  147. {
  148. return ioread8(priv->reg_base + port);
  149. }
  150. /*
  151. * write a sja1000 register
  152. */
  153. static void pcan_write_canreg(const struct sja1000_priv *priv, int port, u8 v)
  154. {
  155. struct pcan_pccard *card = priv->priv;
  156. int c = (priv->reg_base - card->ioport_addr) / PCC_CHAN_SIZE;
  157. /* sja1000 register changes control the leds state */
  158. if (port == SJA1000_MOD)
  159. switch (v) {
  160. case MOD_RM:
  161. /* Reset Mode: set led on */
  162. pcan_set_leds(card, PCC_LED(c), PCC_LED_ON);
  163. break;
  164. case 0x00:
  165. /* Normal Mode: led slow blinking and start led timer */
  166. pcan_set_leds(card, PCC_LED(c), PCC_LED_SLOW);
  167. pcan_start_led_timer(card);
  168. break;
  169. default:
  170. break;
  171. }
  172. iowrite8(v, priv->reg_base + port);
  173. }
  174. /*
  175. * read a register from the common area
  176. */
  177. static u8 pcan_read_reg(struct pcan_pccard *card, int port)
  178. {
  179. return ioread8(card->ioport_addr + PCC_COMN_OFF + port);
  180. }
  181. /*
  182. * write a register into the common area
  183. */
  184. static void pcan_write_reg(struct pcan_pccard *card, int port, u8 v)
  185. {
  186. /* cache ccr value */
  187. if (port == PCC_CCR) {
  188. if (card->ccr == v)
  189. return;
  190. card->ccr = v;
  191. }
  192. iowrite8(v, card->ioport_addr + PCC_COMN_OFF + port);
  193. }
  194. /*
  195. * check whether the card is present by checking its fw version numbers
  196. * against values read at probing time.
  197. */
  198. static inline int pcan_pccard_present(struct pcan_pccard *card)
  199. {
  200. return ((pcan_read_reg(card, PCC_FW_MAJOR) == card->fw_major) &&
  201. (pcan_read_reg(card, PCC_FW_MINOR) == card->fw_minor));
  202. }
  203. /*
  204. * wait for SPI engine while it is busy
  205. */
  206. static int pcan_wait_spi_busy(struct pcan_pccard *card)
  207. {
  208. unsigned long timeout = jiffies +
  209. msecs_to_jiffies(PCC_SPI_MAX_BUSY_WAIT_MS) + 1;
  210. /* be sure to read status at least once after sleeping */
  211. while (pcan_read_reg(card, PCC_CSR) & PCC_CSR_SPI_BUSY) {
  212. if (time_after(jiffies, timeout))
  213. return -EBUSY;
  214. schedule();
  215. }
  216. return 0;
  217. }
  218. /*
  219. * write data in device eeprom
  220. */
  221. static int pcan_write_eeprom(struct pcan_pccard *card, u16 addr, u8 v)
  222. {
  223. u8 status;
  224. int err, i;
  225. /* write instruction enabling write */
  226. pcan_write_reg(card, PCC_SPI_IR, PCC_EEP_WREN);
  227. err = pcan_wait_spi_busy(card);
  228. if (err)
  229. goto we_spi_err;
  230. /* wait until write enabled */
  231. for (i = 0; i < PCC_WRITE_MAX_LOOP; i++) {
  232. /* write instruction reading the status register */
  233. pcan_write_reg(card, PCC_SPI_IR, PCC_EEP_RDSR);
  234. err = pcan_wait_spi_busy(card);
  235. if (err)
  236. goto we_spi_err;
  237. /* get status register value and check write enable bit */
  238. status = pcan_read_reg(card, PCC_SPI_DIR);
  239. if (status & PCC_EEP_SR_WEN)
  240. break;
  241. }
  242. if (i >= PCC_WRITE_MAX_LOOP) {
  243. dev_err(&card->pdev->dev,
  244. "stop waiting to be allowed to write in eeprom\n");
  245. return -EIO;
  246. }
  247. /* set address and data */
  248. pcan_write_reg(card, PCC_SPI_ADR, addr & 0xff);
  249. pcan_write_reg(card, PCC_SPI_DOR, v);
  250. /*
  251. * write instruction with bit[3] set according to address value:
  252. * if addr refers to upper half of the memory array: bit[3] = 1
  253. */
  254. pcan_write_reg(card, PCC_SPI_IR, PCC_EEP_WRITE(addr));
  255. err = pcan_wait_spi_busy(card);
  256. if (err)
  257. goto we_spi_err;
  258. /* wait while write in progress */
  259. for (i = 0; i < PCC_WRITE_MAX_LOOP; i++) {
  260. /* write instruction reading the status register */
  261. pcan_write_reg(card, PCC_SPI_IR, PCC_EEP_RDSR);
  262. err = pcan_wait_spi_busy(card);
  263. if (err)
  264. goto we_spi_err;
  265. /* get status register value and check write in progress bit */
  266. status = pcan_read_reg(card, PCC_SPI_DIR);
  267. if (!(status & PCC_EEP_SR_WIP))
  268. break;
  269. }
  270. if (i >= PCC_WRITE_MAX_LOOP) {
  271. dev_err(&card->pdev->dev,
  272. "stop waiting for write in eeprom to complete\n");
  273. return -EIO;
  274. }
  275. /* write instruction disabling write */
  276. pcan_write_reg(card, PCC_SPI_IR, PCC_EEP_WRDI);
  277. err = pcan_wait_spi_busy(card);
  278. if (err)
  279. goto we_spi_err;
  280. return 0;
  281. we_spi_err:
  282. dev_err(&card->pdev->dev,
  283. "stop waiting (spi engine always busy) err %d\n", err);
  284. return err;
  285. }
  286. static void pcan_set_leds(struct pcan_pccard *card, u8 led_mask, u8 state)
  287. {
  288. u8 ccr = card->ccr;
  289. int i;
  290. for (i = 0; i < card->chan_count; i++)
  291. if (led_mask & PCC_LED(i)) {
  292. /* clear corresponding led bits in ccr */
  293. ccr &= ~PCC_CCR_LED_MASK_CHAN(i);
  294. /* then set new bits */
  295. ccr |= PCC_CCR_LED_CHAN(state, i);
  296. }
  297. /* real write only if something has changed in ccr */
  298. pcan_write_reg(card, PCC_CCR, ccr);
  299. }
  300. /*
  301. * enable/disable CAN connectors power
  302. */
  303. static inline void pcan_set_can_power(struct pcan_pccard *card, int onoff)
  304. {
  305. int err;
  306. err = pcan_write_eeprom(card, 0, !!onoff);
  307. if (err)
  308. dev_err(&card->pdev->dev,
  309. "failed setting power %s to can connectors (err %d)\n",
  310. (onoff) ? "on" : "off", err);
  311. }
  312. /*
  313. * set leds state according to channel activity
  314. */
  315. static void pcan_led_timer(struct timer_list *t)
  316. {
  317. struct pcan_pccard *card = from_timer(card, t, led_timer);
  318. struct net_device *netdev;
  319. int i, up_count = 0;
  320. u8 ccr;
  321. ccr = card->ccr;
  322. for (i = 0; i < card->chan_count; i++) {
  323. /* default is: not configured */
  324. ccr &= ~PCC_CCR_LED_MASK_CHAN(i);
  325. ccr |= PCC_CCR_LED_ON_CHAN(i);
  326. netdev = card->channel[i].netdev;
  327. if (!netdev || !(netdev->flags & IFF_UP))
  328. continue;
  329. up_count++;
  330. /* no activity (but configured) */
  331. ccr &= ~PCC_CCR_LED_MASK_CHAN(i);
  332. ccr |= PCC_CCR_LED_SLOW_CHAN(i);
  333. /* if bytes counters changed, set fast blinking led */
  334. if (netdev->stats.rx_bytes != card->channel[i].prev_rx_bytes) {
  335. card->channel[i].prev_rx_bytes = netdev->stats.rx_bytes;
  336. ccr &= ~PCC_CCR_LED_MASK_CHAN(i);
  337. ccr |= PCC_CCR_LED_FAST_CHAN(i);
  338. }
  339. if (netdev->stats.tx_bytes != card->channel[i].prev_tx_bytes) {
  340. card->channel[i].prev_tx_bytes = netdev->stats.tx_bytes;
  341. ccr &= ~PCC_CCR_LED_MASK_CHAN(i);
  342. ccr |= PCC_CCR_LED_FAST_CHAN(i);
  343. }
  344. }
  345. /* write the new leds state */
  346. pcan_write_reg(card, PCC_CCR, ccr);
  347. /* restart timer (except if no more configured channels) */
  348. if (up_count)
  349. mod_timer(&card->led_timer, jiffies + HZ);
  350. }
  351. /*
  352. * interrupt service routine
  353. */
  354. static irqreturn_t pcan_isr(int irq, void *dev_id)
  355. {
  356. struct pcan_pccard *card = dev_id;
  357. int irq_handled;
  358. /* prevent from infinite loop */
  359. for (irq_handled = 0; irq_handled < PCC_ISR_MAX_LOOP; irq_handled++) {
  360. /* handle shared interrupt and next loop */
  361. int nothing_to_handle = 1;
  362. int i;
  363. /* check interrupt for each channel */
  364. for (i = 0; i < card->chan_count; i++) {
  365. struct net_device *netdev;
  366. /*
  367. * check whether the card is present before calling
  368. * sja1000_interrupt() to speed up hotplug detection
  369. */
  370. if (!pcan_pccard_present(card)) {
  371. /* card unplugged during isr */
  372. return IRQ_NONE;
  373. }
  374. /*
  375. * should check whether all or SJA1000_MAX_IRQ
  376. * interrupts have been handled: loop again to be sure.
  377. */
  378. netdev = card->channel[i].netdev;
  379. if (netdev &&
  380. sja1000_interrupt(irq, netdev) == IRQ_HANDLED)
  381. nothing_to_handle = 0;
  382. }
  383. if (nothing_to_handle)
  384. break;
  385. }
  386. return (irq_handled) ? IRQ_HANDLED : IRQ_NONE;
  387. }
  388. /*
  389. * free all resources used by the channels and switch off leds and can power
  390. */
  391. static void pcan_free_channels(struct pcan_pccard *card)
  392. {
  393. int i;
  394. u8 led_mask = 0;
  395. for (i = 0; i < card->chan_count; i++) {
  396. struct net_device *netdev;
  397. char name[IFNAMSIZ];
  398. led_mask |= PCC_LED(i);
  399. netdev = card->channel[i].netdev;
  400. if (!netdev)
  401. continue;
  402. strscpy(name, netdev->name, IFNAMSIZ);
  403. unregister_sja1000dev(netdev);
  404. free_sja1000dev(netdev);
  405. dev_info(&card->pdev->dev, "%s removed\n", name);
  406. }
  407. /* do it only if device not removed */
  408. if (pcan_pccard_present(card)) {
  409. pcan_set_leds(card, led_mask, PCC_LED_OFF);
  410. pcan_set_can_power(card, 0);
  411. }
  412. }
  413. /*
  414. * check if a CAN controller is present at the specified location
  415. */
  416. static inline int pcan_channel_present(struct sja1000_priv *priv)
  417. {
  418. /* make sure SJA1000 is in reset mode */
  419. pcan_write_canreg(priv, SJA1000_MOD, 1);
  420. pcan_write_canreg(priv, SJA1000_CDR, CDR_PELICAN);
  421. /* read reset-values */
  422. if (pcan_read_canreg(priv, SJA1000_CDR) == CDR_PELICAN)
  423. return 1;
  424. return 0;
  425. }
  426. static int pcan_add_channels(struct pcan_pccard *card)
  427. {
  428. struct pcmcia_device *pdev = card->pdev;
  429. int i, err = 0;
  430. u8 ccr = PCC_CCR_INIT;
  431. /* init common registers (reset channels and leds off) */
  432. card->ccr = ~ccr;
  433. pcan_write_reg(card, PCC_CCR, ccr);
  434. /* wait 2ms before unresetting channels */
  435. usleep_range(2000, 3000);
  436. ccr &= ~PCC_CCR_RST_ALL;
  437. pcan_write_reg(card, PCC_CCR, ccr);
  438. /* create one network device per channel detected */
  439. for (i = 0; i < ARRAY_SIZE(card->channel); i++) {
  440. struct net_device *netdev;
  441. struct sja1000_priv *priv;
  442. netdev = alloc_sja1000dev(0);
  443. if (!netdev) {
  444. err = -ENOMEM;
  445. break;
  446. }
  447. /* update linkages */
  448. priv = netdev_priv(netdev);
  449. priv->priv = card;
  450. SET_NETDEV_DEV(netdev, &pdev->dev);
  451. netdev->dev_id = i;
  452. priv->irq_flags = IRQF_SHARED;
  453. netdev->irq = pdev->irq;
  454. priv->reg_base = card->ioport_addr + PCC_CHAN_OFF(i);
  455. /* check if channel is present */
  456. if (!pcan_channel_present(priv)) {
  457. dev_err(&pdev->dev, "channel %d not present\n", i);
  458. free_sja1000dev(netdev);
  459. continue;
  460. }
  461. priv->read_reg = pcan_read_canreg;
  462. priv->write_reg = pcan_write_canreg;
  463. priv->can.clock.freq = PCC_CAN_CLOCK;
  464. priv->ocr = PCC_OCR;
  465. priv->cdr = PCC_CDR;
  466. /* Neither a slave device distributes the clock */
  467. if (i > 0)
  468. priv->cdr |= CDR_CLK_OFF;
  469. priv->flags |= SJA1000_CUSTOM_IRQ_HANDLER;
  470. /* register SJA1000 device */
  471. err = register_sja1000dev(netdev);
  472. if (err) {
  473. free_sja1000dev(netdev);
  474. continue;
  475. }
  476. card->channel[i].netdev = netdev;
  477. card->chan_count++;
  478. /* set corresponding led on in the new ccr */
  479. ccr &= ~PCC_CCR_LED_OFF_CHAN(i);
  480. dev_info(&pdev->dev,
  481. "%s on channel %d at 0x%p irq %d\n",
  482. netdev->name, i, priv->reg_base, pdev->irq);
  483. }
  484. /* write new ccr (change leds state) */
  485. pcan_write_reg(card, PCC_CCR, ccr);
  486. return err;
  487. }
  488. static int pcan_conf_check(struct pcmcia_device *pdev, void *priv_data)
  489. {
  490. pdev->resource[0]->flags &= ~IO_DATA_PATH_WIDTH;
  491. pdev->resource[0]->flags |= IO_DATA_PATH_WIDTH_8; /* only */
  492. pdev->io_lines = 10;
  493. /* This reserves IO space but doesn't actually enable it */
  494. return pcmcia_request_io(pdev);
  495. }
  496. /*
  497. * free all resources used by the device
  498. */
  499. static void pcan_free(struct pcmcia_device *pdev)
  500. {
  501. struct pcan_pccard *card = pdev->priv;
  502. if (!card)
  503. return;
  504. free_irq(pdev->irq, card);
  505. pcan_stop_led_timer(card);
  506. pcan_free_channels(card);
  507. ioport_unmap(card->ioport_addr);
  508. kfree(card);
  509. pdev->priv = NULL;
  510. }
  511. /*
  512. * setup PCMCIA socket and probe for PEAK-System PC-CARD
  513. */
  514. static int pcan_probe(struct pcmcia_device *pdev)
  515. {
  516. struct pcan_pccard *card;
  517. int err;
  518. pdev->config_flags |= CONF_ENABLE_IRQ | CONF_AUTO_SET_IO;
  519. err = pcmcia_loop_config(pdev, pcan_conf_check, NULL);
  520. if (err) {
  521. dev_err(&pdev->dev, "pcmcia_loop_config() error %d\n", err);
  522. goto probe_err_1;
  523. }
  524. if (!pdev->irq) {
  525. dev_err(&pdev->dev, "no irq assigned\n");
  526. err = -ENODEV;
  527. goto probe_err_1;
  528. }
  529. err = pcmcia_enable_device(pdev);
  530. if (err) {
  531. dev_err(&pdev->dev, "pcmcia_enable_device failed err=%d\n",
  532. err);
  533. goto probe_err_1;
  534. }
  535. card = kzalloc(sizeof(struct pcan_pccard), GFP_KERNEL);
  536. if (!card) {
  537. err = -ENOMEM;
  538. goto probe_err_2;
  539. }
  540. card->pdev = pdev;
  541. pdev->priv = card;
  542. /* sja1000 api uses iomem */
  543. card->ioport_addr = ioport_map(pdev->resource[0]->start,
  544. resource_size(pdev->resource[0]));
  545. if (!card->ioport_addr) {
  546. dev_err(&pdev->dev, "couldn't map io port into io memory\n");
  547. err = -ENOMEM;
  548. goto probe_err_3;
  549. }
  550. card->fw_major = pcan_read_reg(card, PCC_FW_MAJOR);
  551. card->fw_minor = pcan_read_reg(card, PCC_FW_MINOR);
  552. /* display board name and firmware version */
  553. dev_info(&pdev->dev, "PEAK-System pcmcia card %s fw %d.%d\n",
  554. pdev->prod_id[1] ? pdev->prod_id[1] : "PCAN-PC Card",
  555. card->fw_major, card->fw_minor);
  556. /* detect available channels */
  557. pcan_add_channels(card);
  558. if (!card->chan_count) {
  559. err = -ENOMEM;
  560. goto probe_err_4;
  561. }
  562. /* init the timer which controls the leds */
  563. timer_setup(&card->led_timer, pcan_led_timer, 0);
  564. /* request the given irq */
  565. err = request_irq(pdev->irq, &pcan_isr, IRQF_SHARED, PCC_NAME, card);
  566. if (err) {
  567. dev_err(&pdev->dev, "couldn't request irq%d\n", pdev->irq);
  568. goto probe_err_5;
  569. }
  570. /* power on the connectors */
  571. pcan_set_can_power(card, 1);
  572. return 0;
  573. probe_err_5:
  574. /* unregister can devices from network */
  575. pcan_free_channels(card);
  576. probe_err_4:
  577. ioport_unmap(card->ioport_addr);
  578. probe_err_3:
  579. kfree(card);
  580. pdev->priv = NULL;
  581. probe_err_2:
  582. pcmcia_disable_device(pdev);
  583. probe_err_1:
  584. return err;
  585. }
  586. /*
  587. * release claimed resources
  588. */
  589. static void pcan_remove(struct pcmcia_device *pdev)
  590. {
  591. pcan_free(pdev);
  592. pcmcia_disable_device(pdev);
  593. }
  594. static struct pcmcia_driver pcan_driver = {
  595. .name = PCC_NAME,
  596. .probe = pcan_probe,
  597. .remove = pcan_remove,
  598. .id_table = pcan_table,
  599. };
  600. module_pcmcia_driver(pcan_driver);