cc770_isa.c 9.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373
  1. // SPDX-License-Identifier: GPL-2.0-only
  2. /*
  3. * Driver for CC770 and AN82527 CAN controllers on the legacy ISA bus
  4. *
  5. * Copyright (C) 2009, 2011 Wolfgang Grandegger <[email protected]>
  6. */
  7. /*
  8. * Bosch CC770 and Intel AN82527 CAN controllers on the ISA or PC-104 bus.
  9. * The I/O port or memory address and the IRQ number must be specified via
  10. * module parameters:
  11. *
  12. * insmod cc770_isa.ko port=0x310,0x380 irq=7,11
  13. *
  14. * for ISA devices using I/O ports or:
  15. *
  16. * insmod cc770_isa.ko mem=0xd1000,0xd1000 irq=7,11
  17. *
  18. * for memory mapped ISA devices.
  19. *
  20. * Indirect access via address and data port is supported as well:
  21. *
  22. * insmod cc770_isa.ko port=0x310,0x380 indirect=1 irq=7,11
  23. *
  24. * Furthermore, the following mode parameter can be defined:
  25. *
  26. * clk: External oscillator clock frequency (default=16000000 [16 MHz])
  27. * cir: CPU interface register (default=0x40 [DSC])
  28. * bcr: Bus configuration register (default=0x40 [CBY])
  29. * cor: Clockout register (default=0x00)
  30. *
  31. * Note: for clk, cir, bcr and cor, the first argument re-defines the
  32. * default for all other devices, e.g.:
  33. *
  34. * insmod cc770_isa.ko mem=0xd1000,0xd1000 irq=7,11 clk=24000000
  35. *
  36. * is equivalent to
  37. *
  38. * insmod cc770_isa.ko mem=0xd1000,0xd1000 irq=7,11 clk=24000000,24000000
  39. */
  40. #define pr_fmt(fmt) KBUILD_MODNAME ": " fmt
  41. #include <linux/kernel.h>
  42. #include <linux/module.h>
  43. #include <linux/platform_device.h>
  44. #include <linux/interrupt.h>
  45. #include <linux/netdevice.h>
  46. #include <linux/delay.h>
  47. #include <linux/irq.h>
  48. #include <linux/io.h>
  49. #include <linux/can.h>
  50. #include <linux/can/dev.h>
  51. #include <linux/can/platform/cc770.h>
  52. #include "cc770.h"
  53. #define MAXDEV 8
  54. MODULE_AUTHOR("Wolfgang Grandegger <[email protected]>");
  55. MODULE_DESCRIPTION("Socket-CAN driver for CC770 on the ISA bus");
  56. MODULE_LICENSE("GPL v2");
  57. #define CLK_DEFAULT 16000000 /* 16 MHz */
  58. #define COR_DEFAULT 0x00
  59. #define BCR_DEFAULT BUSCFG_CBY
  60. static unsigned long port[MAXDEV];
  61. static unsigned long mem[MAXDEV];
  62. static int irq[MAXDEV];
  63. static int clk[MAXDEV];
  64. static u8 cir[MAXDEV] = {[0 ... (MAXDEV - 1)] = 0xff};
  65. static u8 cor[MAXDEV] = {[0 ... (MAXDEV - 1)] = 0xff};
  66. static u8 bcr[MAXDEV] = {[0 ... (MAXDEV - 1)] = 0xff};
  67. static int indirect[MAXDEV] = {[0 ... (MAXDEV - 1)] = -1};
  68. module_param_hw_array(port, ulong, ioport, NULL, 0444);
  69. MODULE_PARM_DESC(port, "I/O port number");
  70. module_param_hw_array(mem, ulong, iomem, NULL, 0444);
  71. MODULE_PARM_DESC(mem, "I/O memory address");
  72. module_param_hw_array(indirect, int, ioport, NULL, 0444);
  73. MODULE_PARM_DESC(indirect, "Indirect access via address and data port");
  74. module_param_hw_array(irq, int, irq, NULL, 0444);
  75. MODULE_PARM_DESC(irq, "IRQ number");
  76. module_param_array(clk, int, NULL, 0444);
  77. MODULE_PARM_DESC(clk, "External oscillator clock frequency "
  78. "(default=16000000 [16 MHz])");
  79. module_param_array(cir, byte, NULL, 0444);
  80. MODULE_PARM_DESC(cir, "CPU interface register (default=0x40 [DSC])");
  81. module_param_array(cor, byte, NULL, 0444);
  82. MODULE_PARM_DESC(cor, "Clockout register (default=0x00)");
  83. module_param_array(bcr, byte, NULL, 0444);
  84. MODULE_PARM_DESC(bcr, "Bus configuration register (default=0x40 [CBY])");
  85. #define CC770_IOSIZE 0x20
  86. #define CC770_IOSIZE_INDIRECT 0x02
  87. /* Spinlock for cc770_isa_port_write_reg_indirect
  88. * and cc770_isa_port_read_reg_indirect
  89. */
  90. static DEFINE_SPINLOCK(cc770_isa_port_lock);
  91. static struct platform_device *cc770_isa_devs[MAXDEV];
  92. static u8 cc770_isa_mem_read_reg(const struct cc770_priv *priv, int reg)
  93. {
  94. return readb(priv->reg_base + reg);
  95. }
  96. static void cc770_isa_mem_write_reg(const struct cc770_priv *priv,
  97. int reg, u8 val)
  98. {
  99. writeb(val, priv->reg_base + reg);
  100. }
  101. static u8 cc770_isa_port_read_reg(const struct cc770_priv *priv, int reg)
  102. {
  103. return inb((unsigned long)priv->reg_base + reg);
  104. }
  105. static void cc770_isa_port_write_reg(const struct cc770_priv *priv,
  106. int reg, u8 val)
  107. {
  108. outb(val, (unsigned long)priv->reg_base + reg);
  109. }
  110. static u8 cc770_isa_port_read_reg_indirect(const struct cc770_priv *priv,
  111. int reg)
  112. {
  113. unsigned long base = (unsigned long)priv->reg_base;
  114. unsigned long flags;
  115. u8 val;
  116. spin_lock_irqsave(&cc770_isa_port_lock, flags);
  117. outb(reg, base);
  118. val = inb(base + 1);
  119. spin_unlock_irqrestore(&cc770_isa_port_lock, flags);
  120. return val;
  121. }
  122. static void cc770_isa_port_write_reg_indirect(const struct cc770_priv *priv,
  123. int reg, u8 val)
  124. {
  125. unsigned long base = (unsigned long)priv->reg_base;
  126. unsigned long flags;
  127. spin_lock_irqsave(&cc770_isa_port_lock, flags);
  128. outb(reg, base);
  129. outb(val, base + 1);
  130. spin_unlock_irqrestore(&cc770_isa_port_lock, flags);
  131. }
  132. static int cc770_isa_probe(struct platform_device *pdev)
  133. {
  134. struct net_device *dev;
  135. struct cc770_priv *priv;
  136. void __iomem *base = NULL;
  137. int iosize = CC770_IOSIZE;
  138. int idx = pdev->id;
  139. int err;
  140. u32 clktmp;
  141. dev_dbg(&pdev->dev, "probing idx=%d: port=%#lx, mem=%#lx, irq=%d\n",
  142. idx, port[idx], mem[idx], irq[idx]);
  143. if (mem[idx]) {
  144. if (!request_mem_region(mem[idx], iosize, KBUILD_MODNAME)) {
  145. err = -EBUSY;
  146. goto exit;
  147. }
  148. base = ioremap(mem[idx], iosize);
  149. if (!base) {
  150. err = -ENOMEM;
  151. goto exit_release;
  152. }
  153. } else {
  154. if (indirect[idx] > 0 ||
  155. (indirect[idx] == -1 && indirect[0] > 0))
  156. iosize = CC770_IOSIZE_INDIRECT;
  157. if (!request_region(port[idx], iosize, KBUILD_MODNAME)) {
  158. err = -EBUSY;
  159. goto exit;
  160. }
  161. }
  162. dev = alloc_cc770dev(0);
  163. if (!dev) {
  164. err = -ENOMEM;
  165. goto exit_unmap;
  166. }
  167. priv = netdev_priv(dev);
  168. dev->irq = irq[idx];
  169. priv->irq_flags = IRQF_SHARED;
  170. if (mem[idx]) {
  171. priv->reg_base = base;
  172. dev->base_addr = mem[idx];
  173. priv->read_reg = cc770_isa_mem_read_reg;
  174. priv->write_reg = cc770_isa_mem_write_reg;
  175. } else {
  176. priv->reg_base = (void __iomem *)port[idx];
  177. dev->base_addr = port[idx];
  178. if (iosize == CC770_IOSIZE_INDIRECT) {
  179. priv->read_reg = cc770_isa_port_read_reg_indirect;
  180. priv->write_reg = cc770_isa_port_write_reg_indirect;
  181. } else {
  182. priv->read_reg = cc770_isa_port_read_reg;
  183. priv->write_reg = cc770_isa_port_write_reg;
  184. }
  185. }
  186. if (clk[idx])
  187. clktmp = clk[idx];
  188. else if (clk[0])
  189. clktmp = clk[0];
  190. else
  191. clktmp = CLK_DEFAULT;
  192. priv->can.clock.freq = clktmp;
  193. if (cir[idx] != 0xff) {
  194. priv->cpu_interface = cir[idx];
  195. } else if (cir[0] != 0xff) {
  196. priv->cpu_interface = cir[0];
  197. } else {
  198. /* The system clock may not exceed 10 MHz */
  199. if (clktmp > 10000000) {
  200. priv->cpu_interface |= CPUIF_DSC;
  201. clktmp /= 2;
  202. }
  203. /* The memory clock may not exceed 8 MHz */
  204. if (clktmp > 8000000)
  205. priv->cpu_interface |= CPUIF_DMC;
  206. }
  207. if (priv->cpu_interface & CPUIF_DSC)
  208. priv->can.clock.freq /= 2;
  209. if (bcr[idx] != 0xff)
  210. priv->bus_config = bcr[idx];
  211. else if (bcr[0] != 0xff)
  212. priv->bus_config = bcr[0];
  213. else
  214. priv->bus_config = BCR_DEFAULT;
  215. if (cor[idx] != 0xff)
  216. priv->clkout = cor[idx];
  217. else if (cor[0] != 0xff)
  218. priv->clkout = cor[0];
  219. else
  220. priv->clkout = COR_DEFAULT;
  221. platform_set_drvdata(pdev, dev);
  222. SET_NETDEV_DEV(dev, &pdev->dev);
  223. err = register_cc770dev(dev);
  224. if (err) {
  225. dev_err(&pdev->dev,
  226. "couldn't register device (err=%d)\n", err);
  227. goto exit_free;
  228. }
  229. dev_info(&pdev->dev, "device registered (reg_base=0x%p, irq=%d)\n",
  230. priv->reg_base, dev->irq);
  231. return 0;
  232. exit_free:
  233. free_cc770dev(dev);
  234. exit_unmap:
  235. if (mem[idx])
  236. iounmap(base);
  237. exit_release:
  238. if (mem[idx])
  239. release_mem_region(mem[idx], iosize);
  240. else
  241. release_region(port[idx], iosize);
  242. exit:
  243. return err;
  244. }
  245. static int cc770_isa_remove(struct platform_device *pdev)
  246. {
  247. struct net_device *dev = platform_get_drvdata(pdev);
  248. struct cc770_priv *priv = netdev_priv(dev);
  249. int idx = pdev->id;
  250. unregister_cc770dev(dev);
  251. if (mem[idx]) {
  252. iounmap(priv->reg_base);
  253. release_mem_region(mem[idx], CC770_IOSIZE);
  254. } else {
  255. if (priv->read_reg == cc770_isa_port_read_reg_indirect)
  256. release_region(port[idx], CC770_IOSIZE_INDIRECT);
  257. else
  258. release_region(port[idx], CC770_IOSIZE);
  259. }
  260. free_cc770dev(dev);
  261. return 0;
  262. }
  263. static struct platform_driver cc770_isa_driver = {
  264. .probe = cc770_isa_probe,
  265. .remove = cc770_isa_remove,
  266. .driver = {
  267. .name = KBUILD_MODNAME,
  268. },
  269. };
  270. static int __init cc770_isa_init(void)
  271. {
  272. int idx, err;
  273. for (idx = 0; idx < ARRAY_SIZE(cc770_isa_devs); idx++) {
  274. if ((port[idx] || mem[idx]) && irq[idx]) {
  275. cc770_isa_devs[idx] =
  276. platform_device_alloc(KBUILD_MODNAME, idx);
  277. if (!cc770_isa_devs[idx]) {
  278. err = -ENOMEM;
  279. goto exit_free_devices;
  280. }
  281. err = platform_device_add(cc770_isa_devs[idx]);
  282. if (err) {
  283. platform_device_put(cc770_isa_devs[idx]);
  284. goto exit_free_devices;
  285. }
  286. pr_debug("platform device %d: port=%#lx, mem=%#lx, "
  287. "irq=%d\n",
  288. idx, port[idx], mem[idx], irq[idx]);
  289. } else if (idx == 0 || port[idx] || mem[idx]) {
  290. pr_err("insufficient parameters supplied\n");
  291. err = -EINVAL;
  292. goto exit_free_devices;
  293. }
  294. }
  295. err = platform_driver_register(&cc770_isa_driver);
  296. if (err)
  297. goto exit_free_devices;
  298. pr_info("driver for max. %d devices registered\n", MAXDEV);
  299. return 0;
  300. exit_free_devices:
  301. while (--idx >= 0) {
  302. if (cc770_isa_devs[idx])
  303. platform_device_unregister(cc770_isa_devs[idx]);
  304. }
  305. return err;
  306. }
  307. module_init(cc770_isa_init);
  308. static void __exit cc770_isa_exit(void)
  309. {
  310. int idx;
  311. platform_driver_unregister(&cc770_isa_driver);
  312. for (idx = 0; idx < ARRAY_SIZE(cc770_isa_devs); idx++) {
  313. if (cc770_isa_devs[idx])
  314. platform_device_unregister(cc770_isa_devs[idx]);
  315. }
  316. }
  317. module_exit(cc770_isa_exit);