af9035.h 3.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156
  1. /* SPDX-License-Identifier: GPL-2.0-or-later */
  2. /*
  3. * Afatech AF9035 DVB USB driver
  4. *
  5. * Copyright (C) 2009 Antti Palosaari <[email protected]>
  6. * Copyright (C) 2012 Antti Palosaari <[email protected]>
  7. */
  8. #ifndef AF9035_H
  9. #define AF9035_H
  10. #include <linux/platform_device.h>
  11. #include "dvb_usb.h"
  12. #include "af9033.h"
  13. #include "tua9001.h"
  14. #include "fc0011.h"
  15. #include "fc0012.h"
  16. #include "mxl5007t.h"
  17. #include "tda18218.h"
  18. #include "fc2580.h"
  19. #include "it913x.h"
  20. #include "si2168.h"
  21. #include "si2157.h"
  22. struct reg_val {
  23. u32 reg;
  24. u8 val;
  25. };
  26. struct reg_val_mask {
  27. u32 reg;
  28. u8 val;
  29. u8 mask;
  30. };
  31. struct usb_req {
  32. u8 cmd;
  33. u8 mbox;
  34. u8 wlen;
  35. u8 *wbuf;
  36. u8 rlen;
  37. u8 *rbuf;
  38. };
  39. struct state {
  40. #define BUF_LEN 64
  41. u8 buf[BUF_LEN];
  42. u8 seq; /* packet sequence number */
  43. u8 prechip_version;
  44. u8 chip_version;
  45. u16 chip_type;
  46. u8 eeprom[256];
  47. bool no_eeprom;
  48. u8 ir_mode;
  49. u8 ir_type;
  50. u8 dual_mode:1;
  51. u8 no_read:1;
  52. u8 af9033_i2c_addr[2];
  53. u8 it930x_addresses;
  54. struct af9033_config af9033_config[2];
  55. struct af9033_ops ops;
  56. #define AF9035_I2C_CLIENT_MAX 4
  57. struct i2c_client *i2c_client[AF9035_I2C_CLIENT_MAX];
  58. struct i2c_adapter *i2c_adapter_demod;
  59. struct platform_device *platform_device_tuner[2];
  60. };
  61. struct address_table {
  62. u8 frontend_i2c_addr;
  63. u8 tuner_i2c_addr;
  64. u8 tuner_if_port;
  65. };
  66. static const struct address_table it930x_addresses_table[] = {
  67. { 0x67, 0x63, 1 },
  68. { 0x64, 0x60, 0 },
  69. };
  70. static const u32 clock_lut_af9035[] = {
  71. 20480000, /* FPGA */
  72. 16384000, /* 16.38 MHz */
  73. 20480000, /* 20.48 MHz */
  74. 36000000, /* 36.00 MHz */
  75. 30000000, /* 30.00 MHz */
  76. 26000000, /* 26.00 MHz */
  77. 28000000, /* 28.00 MHz */
  78. 32000000, /* 32.00 MHz */
  79. 34000000, /* 34.00 MHz */
  80. 24000000, /* 24.00 MHz */
  81. 22000000, /* 22.00 MHz */
  82. 12000000, /* 12.00 MHz */
  83. };
  84. static const u32 clock_lut_it9135[] = {
  85. 12000000, /* 12.00 MHz */
  86. 20480000, /* 20.48 MHz */
  87. 36000000, /* 36.00 MHz */
  88. 30000000, /* 30.00 MHz */
  89. 26000000, /* 26.00 MHz */
  90. 28000000, /* 28.00 MHz */
  91. 32000000, /* 32.00 MHz */
  92. 34000000, /* 34.00 MHz */
  93. 24000000, /* 24.00 MHz */
  94. 22000000, /* 22.00 MHz */
  95. };
  96. #define AF9035_FIRMWARE_AF9035 "dvb-usb-af9035-02.fw"
  97. #define AF9035_FIRMWARE_IT9135_V1 "dvb-usb-it9135-01.fw"
  98. #define AF9035_FIRMWARE_IT9135_V2 "dvb-usb-it9135-02.fw"
  99. #define AF9035_FIRMWARE_IT9303 "dvb-usb-it9303-01.fw"
  100. /*
  101. * eeprom is memory mapped as read only. Writing that memory mapped address
  102. * will not corrupt eeprom.
  103. *
  104. * TS mode:
  105. * 0 TS
  106. * 1 DCA + PIP
  107. * 3 PIP
  108. * 5 DCA + PIP (AF9035 only)
  109. * n DCA
  110. *
  111. * Values 0, 3 and 5 are seen to this day. 0 for single TS and 3/5 for dual TS.
  112. */
  113. #define EEPROM_BASE_AF9035 0x42f5
  114. #define EEPROM_BASE_IT9135 0x4994
  115. #define EEPROM_SHIFT 0x10
  116. #define EEPROM_IR_MODE 0x18
  117. #define EEPROM_TS_MODE 0x31
  118. #define EEPROM_2ND_DEMOD_ADDR 0x32
  119. #define EEPROM_IR_TYPE 0x34
  120. #define EEPROM_1_IF_L 0x38
  121. #define EEPROM_1_IF_H 0x39
  122. #define EEPROM_1_TUNER_ID 0x3c
  123. #define EEPROM_2_IF_L 0x48
  124. #define EEPROM_2_IF_H 0x49
  125. #define EEPROM_2_TUNER_ID 0x4c
  126. /* USB commands */
  127. #define CMD_MEM_RD 0x00
  128. #define CMD_MEM_WR 0x01
  129. #define CMD_I2C_RD 0x02
  130. #define CMD_I2C_WR 0x03
  131. #define CMD_IR_GET 0x18
  132. #define CMD_FW_DL 0x21
  133. #define CMD_FW_QUERYINFO 0x22
  134. #define CMD_FW_BOOT 0x23
  135. #define CMD_FW_DL_BEGIN 0x24
  136. #define CMD_FW_DL_END 0x25
  137. #define CMD_FW_SCATTER_WR 0x29
  138. #define CMD_GENERIC_I2C_RD 0x2a
  139. #define CMD_GENERIC_I2C_WR 0x2b
  140. #endif