solo6x10-gpio.c 4.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195
  1. // SPDX-License-Identifier: GPL-2.0-or-later
  2. /*
  3. * Copyright (C) 2010-2013 Bluecherry, LLC <https://www.bluecherrydvr.com>
  4. *
  5. * Original author:
  6. * Ben Collins <[email protected]>
  7. *
  8. * Additional work by:
  9. * John Brooks <[email protected]>
  10. */
  11. #include <linux/kernel.h>
  12. #include <linux/fs.h>
  13. #include <linux/delay.h>
  14. #include <linux/uaccess.h>
  15. #include "solo6x10.h"
  16. static void solo_gpio_mode(struct solo_dev *solo_dev,
  17. unsigned int port_mask, unsigned int mode)
  18. {
  19. int port;
  20. unsigned int ret;
  21. ret = solo_reg_read(solo_dev, SOLO_GPIO_CONFIG_0);
  22. /* To set gpio */
  23. for (port = 0; port < 16; port++) {
  24. if (!((1 << port) & port_mask))
  25. continue;
  26. ret &= (~(3 << (port << 1)));
  27. ret |= ((mode & 3) << (port << 1));
  28. }
  29. solo_reg_write(solo_dev, SOLO_GPIO_CONFIG_0, ret);
  30. /* To set extended gpio - sensor */
  31. ret = solo_reg_read(solo_dev, SOLO_GPIO_CONFIG_1);
  32. for (port = 0; port < 16; port++) {
  33. if (!((1UL << (port + 16)) & port_mask))
  34. continue;
  35. if (!mode)
  36. ret &= ~(1UL << port);
  37. else
  38. ret |= 1UL << port;
  39. }
  40. /* Enable GPIO[31:16] */
  41. ret |= 0xffff0000;
  42. solo_reg_write(solo_dev, SOLO_GPIO_CONFIG_1, ret);
  43. }
  44. static void solo_gpio_set(struct solo_dev *solo_dev, unsigned int value)
  45. {
  46. solo_reg_write(solo_dev, SOLO_GPIO_DATA_OUT,
  47. solo_reg_read(solo_dev, SOLO_GPIO_DATA_OUT) | value);
  48. }
  49. static void solo_gpio_clear(struct solo_dev *solo_dev, unsigned int value)
  50. {
  51. solo_reg_write(solo_dev, SOLO_GPIO_DATA_OUT,
  52. solo_reg_read(solo_dev, SOLO_GPIO_DATA_OUT) & ~value);
  53. }
  54. static void solo_gpio_config(struct solo_dev *solo_dev)
  55. {
  56. /* Video reset */
  57. solo_gpio_mode(solo_dev, 0x30, 1);
  58. solo_gpio_clear(solo_dev, 0x30);
  59. udelay(100);
  60. solo_gpio_set(solo_dev, 0x30);
  61. udelay(100);
  62. /* Warning: Don't touch the next line unless you're sure of what
  63. * you're doing: first four gpio [0-3] are used for video. */
  64. solo_gpio_mode(solo_dev, 0x0f, 2);
  65. /* We use bit 8-15 of SOLO_GPIO_CONFIG_0 for relay purposes */
  66. solo_gpio_mode(solo_dev, 0xff00, 1);
  67. /* Initially set relay status to 0 */
  68. solo_gpio_clear(solo_dev, 0xff00);
  69. /* Set input pins direction */
  70. solo_gpio_mode(solo_dev, 0xffff0000, 0);
  71. }
  72. #ifdef CONFIG_GPIOLIB
  73. /* Pins 0-7 are not exported, because it seems from code above they are
  74. * used for internal purposes. So offset 0 corresponds to pin 8, therefore
  75. * offsets 0-7 are relay GPIOs, 8-23 - input GPIOs.
  76. */
  77. static int solo_gpiochip_get_direction(struct gpio_chip *chip,
  78. unsigned int offset)
  79. {
  80. int ret, mode;
  81. struct solo_dev *solo_dev = gpiochip_get_data(chip);
  82. if (offset < 8) {
  83. ret = solo_reg_read(solo_dev, SOLO_GPIO_CONFIG_0);
  84. mode = 3 & (ret >> ((offset + 8) * 2));
  85. } else {
  86. ret = solo_reg_read(solo_dev, SOLO_GPIO_CONFIG_1);
  87. mode = 1 & (ret >> (offset - 8));
  88. }
  89. if (!mode)
  90. return 1;
  91. else if (mode == 1)
  92. return 0;
  93. return -1;
  94. }
  95. static int solo_gpiochip_direction_input(struct gpio_chip *chip,
  96. unsigned int offset)
  97. {
  98. return -1;
  99. }
  100. static int solo_gpiochip_direction_output(struct gpio_chip *chip,
  101. unsigned int offset, int value)
  102. {
  103. return -1;
  104. }
  105. static int solo_gpiochip_get(struct gpio_chip *chip,
  106. unsigned int offset)
  107. {
  108. int ret;
  109. struct solo_dev *solo_dev = gpiochip_get_data(chip);
  110. ret = solo_reg_read(solo_dev, SOLO_GPIO_DATA_IN);
  111. return 1 & (ret >> (offset + 8));
  112. }
  113. static void solo_gpiochip_set(struct gpio_chip *chip,
  114. unsigned int offset, int value)
  115. {
  116. struct solo_dev *solo_dev = gpiochip_get_data(chip);
  117. if (value)
  118. solo_gpio_set(solo_dev, 1 << (offset + 8));
  119. else
  120. solo_gpio_clear(solo_dev, 1 << (offset + 8));
  121. }
  122. #endif
  123. int solo_gpio_init(struct solo_dev *solo_dev)
  124. {
  125. #ifdef CONFIG_GPIOLIB
  126. int ret;
  127. #endif
  128. solo_gpio_config(solo_dev);
  129. #ifdef CONFIG_GPIOLIB
  130. solo_dev->gpio_dev.label = SOLO6X10_NAME"_gpio";
  131. solo_dev->gpio_dev.parent = &solo_dev->pdev->dev;
  132. solo_dev->gpio_dev.owner = THIS_MODULE;
  133. solo_dev->gpio_dev.base = -1;
  134. solo_dev->gpio_dev.ngpio = 24;
  135. solo_dev->gpio_dev.can_sleep = 0;
  136. solo_dev->gpio_dev.get_direction = solo_gpiochip_get_direction;
  137. solo_dev->gpio_dev.direction_input = solo_gpiochip_direction_input;
  138. solo_dev->gpio_dev.direction_output = solo_gpiochip_direction_output;
  139. solo_dev->gpio_dev.get = solo_gpiochip_get;
  140. solo_dev->gpio_dev.set = solo_gpiochip_set;
  141. ret = gpiochip_add_data(&solo_dev->gpio_dev, solo_dev);
  142. if (ret) {
  143. solo_dev->gpio_dev.label = NULL;
  144. return -1;
  145. }
  146. #endif
  147. return 0;
  148. }
  149. void solo_gpio_exit(struct solo_dev *solo_dev)
  150. {
  151. #ifdef CONFIG_GPIOLIB
  152. if (solo_dev->gpio_dev.label) {
  153. gpiochip_remove(&solo_dev->gpio_dev);
  154. solo_dev->gpio_dev.label = NULL;
  155. }
  156. #endif
  157. solo_gpio_clear(solo_dev, 0x30);
  158. solo_gpio_config(solo_dev);
  159. }