ddbridge-sx8.c 12 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477
  1. // SPDX-License-Identifier: GPL-2.0
  2. /*
  3. * ddbridge-sx8.c: Digital Devices MAX SX8 driver
  4. *
  5. * Copyright (C) 2018 Digital Devices GmbH
  6. * Marcus Metzler <[email protected]>
  7. * Ralph Metzler <[email protected]>
  8. */
  9. #include "ddbridge.h"
  10. #include "ddbridge-io.h"
  11. #include "ddbridge-mci.h"
  12. static const u32 MCLK = (1550000000 / 12);
  13. static const u32 MAX_LDPC_BITRATE = (720000000);
  14. static const u32 MAX_DEMOD_LDPC_BITRATE = (1550000000 / 6);
  15. #define SX8_TUNER_NUM 4
  16. #define SX8_DEMOD_NUM 8
  17. #define SX8_DEMOD_NONE 0xff
  18. struct sx8_base {
  19. struct mci_base mci_base;
  20. u8 tuner_use_count[SX8_TUNER_NUM];
  21. u32 gain_mode[SX8_TUNER_NUM];
  22. u32 used_ldpc_bitrate[SX8_DEMOD_NUM];
  23. u8 demod_in_use[SX8_DEMOD_NUM];
  24. u32 iq_mode;
  25. u32 burst_size;
  26. u32 direct_mode;
  27. };
  28. struct sx8 {
  29. struct mci mci;
  30. int first_time_lock;
  31. int started;
  32. struct mci_result signal_info;
  33. u32 bb_mode;
  34. u32 local_frequency;
  35. };
  36. static void release(struct dvb_frontend *fe)
  37. {
  38. struct sx8 *state = fe->demodulator_priv;
  39. struct mci_base *mci_base = state->mci.base;
  40. mci_base->count--;
  41. if (mci_base->count == 0) {
  42. list_del(&mci_base->mci_list);
  43. kfree(mci_base);
  44. }
  45. kfree(state);
  46. }
  47. static int get_info(struct dvb_frontend *fe)
  48. {
  49. int stat;
  50. struct sx8 *state = fe->demodulator_priv;
  51. struct mci_command cmd;
  52. memset(&cmd, 0, sizeof(cmd));
  53. cmd.command = MCI_CMD_GETSIGNALINFO;
  54. cmd.demod = state->mci.demod;
  55. stat = ddb_mci_cmd(&state->mci, &cmd, &state->signal_info);
  56. return stat;
  57. }
  58. static int get_snr(struct dvb_frontend *fe)
  59. {
  60. struct sx8 *state = fe->demodulator_priv;
  61. struct dtv_frontend_properties *p = &fe->dtv_property_cache;
  62. p->cnr.len = 1;
  63. p->cnr.stat[0].scale = FE_SCALE_DECIBEL;
  64. p->cnr.stat[0].svalue =
  65. (s64)state->signal_info.dvbs2_signal_info.signal_to_noise
  66. * 10;
  67. return 0;
  68. }
  69. static int get_strength(struct dvb_frontend *fe)
  70. {
  71. struct sx8 *state = fe->demodulator_priv;
  72. struct dtv_frontend_properties *p = &fe->dtv_property_cache;
  73. s32 str;
  74. str = 100000 -
  75. (state->signal_info.dvbs2_signal_info.channel_power
  76. * 10 + 108750);
  77. p->strength.len = 1;
  78. p->strength.stat[0].scale = FE_SCALE_DECIBEL;
  79. p->strength.stat[0].svalue = str;
  80. return 0;
  81. }
  82. static int read_status(struct dvb_frontend *fe, enum fe_status *status)
  83. {
  84. int stat;
  85. struct sx8 *state = fe->demodulator_priv;
  86. struct mci_command cmd;
  87. struct mci_result res;
  88. cmd.command = MCI_CMD_GETSTATUS;
  89. cmd.demod = state->mci.demod;
  90. stat = ddb_mci_cmd(&state->mci, &cmd, &res);
  91. if (stat)
  92. return stat;
  93. *status = 0x00;
  94. get_info(fe);
  95. get_strength(fe);
  96. if (res.status == SX8_DEMOD_WAIT_MATYPE)
  97. *status = 0x0f;
  98. if (res.status == SX8_DEMOD_LOCKED) {
  99. *status = 0x1f;
  100. get_snr(fe);
  101. }
  102. return stat;
  103. }
  104. static int mci_set_tuner(struct dvb_frontend *fe, u32 tuner, u32 on)
  105. {
  106. struct sx8 *state = fe->demodulator_priv;
  107. struct mci_base *mci_base = state->mci.base;
  108. struct sx8_base *sx8_base = (struct sx8_base *)mci_base;
  109. struct mci_command cmd;
  110. memset(&cmd, 0, sizeof(cmd));
  111. cmd.tuner = state->mci.tuner;
  112. cmd.command = on ? SX8_CMD_INPUT_ENABLE : SX8_CMD_INPUT_DISABLE;
  113. cmd.sx8_input_enable.flags = sx8_base->gain_mode[state->mci.tuner];
  114. return ddb_mci_cmd(&state->mci, &cmd, NULL);
  115. }
  116. static int stop(struct dvb_frontend *fe)
  117. {
  118. struct sx8 *state = fe->demodulator_priv;
  119. struct mci_base *mci_base = state->mci.base;
  120. struct sx8_base *sx8_base = (struct sx8_base *)mci_base;
  121. struct mci_command cmd;
  122. u32 input = state->mci.tuner;
  123. memset(&cmd, 0, sizeof(cmd));
  124. if (state->mci.demod != SX8_DEMOD_NONE) {
  125. cmd.command = MCI_CMD_STOP;
  126. cmd.demod = state->mci.demod;
  127. ddb_mci_cmd(&state->mci, &cmd, NULL);
  128. if (sx8_base->iq_mode) {
  129. cmd.command = SX8_CMD_DISABLE_IQOUTPUT;
  130. cmd.demod = state->mci.demod;
  131. cmd.output = 0;
  132. ddb_mci_cmd(&state->mci, &cmd, NULL);
  133. ddb_mci_config(&state->mci, SX8_TSCONFIG_MODE_NORMAL);
  134. }
  135. }
  136. mutex_lock(&mci_base->tuner_lock);
  137. sx8_base->tuner_use_count[input]--;
  138. if (!sx8_base->tuner_use_count[input])
  139. mci_set_tuner(fe, input, 0);
  140. if (state->mci.demod < SX8_DEMOD_NUM) {
  141. sx8_base->demod_in_use[state->mci.demod] = 0;
  142. state->mci.demod = SX8_DEMOD_NONE;
  143. }
  144. sx8_base->used_ldpc_bitrate[state->mci.nr] = 0;
  145. sx8_base->iq_mode = 0;
  146. mutex_unlock(&mci_base->tuner_lock);
  147. state->started = 0;
  148. return 0;
  149. }
  150. static int start(struct dvb_frontend *fe, u32 flags, u32 modmask, u32 ts_config)
  151. {
  152. struct sx8 *state = fe->demodulator_priv;
  153. struct mci_base *mci_base = state->mci.base;
  154. struct sx8_base *sx8_base = (struct sx8_base *)mci_base;
  155. struct dtv_frontend_properties *p = &fe->dtv_property_cache;
  156. u32 used_ldpc_bitrate = 0, free_ldpc_bitrate;
  157. u32 used_demods = 0;
  158. struct mci_command cmd;
  159. u32 input = state->mci.tuner;
  160. u32 bits_per_symbol = 0;
  161. int i = -1, stat = 0;
  162. if (p->symbol_rate >= (MCLK / 2))
  163. flags &= ~1;
  164. if ((flags & 3) == 0)
  165. return -EINVAL;
  166. if (flags & 2) {
  167. u32 tmp = modmask;
  168. bits_per_symbol = 1;
  169. while (tmp & 1) {
  170. tmp >>= 1;
  171. bits_per_symbol++;
  172. }
  173. }
  174. mutex_lock(&mci_base->tuner_lock);
  175. if (sx8_base->iq_mode) {
  176. stat = -EBUSY;
  177. goto unlock;
  178. }
  179. if (sx8_base->direct_mode) {
  180. if (p->symbol_rate >= MCLK / 2) {
  181. if (state->mci.nr < 4)
  182. i = state->mci.nr;
  183. } else {
  184. i = state->mci.nr;
  185. }
  186. } else {
  187. for (i = 0; i < SX8_DEMOD_NUM; i++) {
  188. used_ldpc_bitrate += sx8_base->used_ldpc_bitrate[i];
  189. if (sx8_base->demod_in_use[i])
  190. used_demods++;
  191. }
  192. if (used_ldpc_bitrate >= MAX_LDPC_BITRATE ||
  193. ((ts_config & SX8_TSCONFIG_MODE_MASK) >
  194. SX8_TSCONFIG_MODE_NORMAL && used_demods > 0)) {
  195. stat = -EBUSY;
  196. goto unlock;
  197. }
  198. free_ldpc_bitrate = MAX_LDPC_BITRATE - used_ldpc_bitrate;
  199. if (free_ldpc_bitrate > MAX_DEMOD_LDPC_BITRATE)
  200. free_ldpc_bitrate = MAX_DEMOD_LDPC_BITRATE;
  201. while (p->symbol_rate * bits_per_symbol > free_ldpc_bitrate)
  202. bits_per_symbol--;
  203. if (bits_per_symbol < 2) {
  204. stat = -EBUSY;
  205. goto unlock;
  206. }
  207. modmask &= ((1 << (bits_per_symbol - 1)) - 1);
  208. if (((flags & 0x02) != 0) && modmask == 0) {
  209. stat = -EBUSY;
  210. goto unlock;
  211. }
  212. i = (p->symbol_rate > (MCLK / 2)) ? 3 : 7;
  213. while (i >= 0 && sx8_base->demod_in_use[i])
  214. i--;
  215. }
  216. if (i < 0) {
  217. stat = -EBUSY;
  218. goto unlock;
  219. }
  220. sx8_base->demod_in_use[i] = 1;
  221. sx8_base->used_ldpc_bitrate[state->mci.nr] = p->symbol_rate
  222. * bits_per_symbol;
  223. state->mci.demod = i;
  224. if (!sx8_base->tuner_use_count[input])
  225. mci_set_tuner(fe, input, 1);
  226. sx8_base->tuner_use_count[input]++;
  227. sx8_base->iq_mode = (ts_config > 1);
  228. unlock:
  229. mutex_unlock(&mci_base->tuner_lock);
  230. if (stat)
  231. return stat;
  232. memset(&cmd, 0, sizeof(cmd));
  233. if (sx8_base->iq_mode) {
  234. cmd.command = SX8_CMD_ENABLE_IQOUTPUT;
  235. cmd.demod = state->mci.demod;
  236. cmd.output = 0;
  237. ddb_mci_cmd(&state->mci, &cmd, NULL);
  238. ddb_mci_config(&state->mci, ts_config);
  239. }
  240. if (p->stream_id != NO_STREAM_ID_FILTER && p->stream_id != 0x80000000)
  241. flags |= 0x80;
  242. dev_dbg(mci_base->dev, "MCI-%d: tuner=%d demod=%d\n",
  243. state->mci.nr, state->mci.tuner, state->mci.demod);
  244. cmd.command = MCI_CMD_SEARCH_DVBS;
  245. cmd.dvbs2_search.flags = flags;
  246. cmd.dvbs2_search.s2_modulation_mask = modmask;
  247. cmd.dvbs2_search.retry = 2;
  248. cmd.dvbs2_search.frequency = p->frequency * 1000;
  249. cmd.dvbs2_search.symbol_rate = p->symbol_rate;
  250. cmd.dvbs2_search.scrambling_sequence_index =
  251. p->scrambling_sequence_index | 0x80000000;
  252. cmd.dvbs2_search.input_stream_id =
  253. (p->stream_id != NO_STREAM_ID_FILTER) ? p->stream_id : 0;
  254. cmd.tuner = state->mci.tuner;
  255. cmd.demod = state->mci.demod;
  256. cmd.output = state->mci.nr;
  257. if (p->stream_id == 0x80000000)
  258. cmd.output |= 0x80;
  259. stat = ddb_mci_cmd(&state->mci, &cmd, NULL);
  260. if (stat)
  261. stop(fe);
  262. return stat;
  263. }
  264. static int start_iq(struct dvb_frontend *fe, u32 flags, u32 roll_off,
  265. u32 ts_config)
  266. {
  267. struct sx8 *state = fe->demodulator_priv;
  268. struct mci_base *mci_base = state->mci.base;
  269. struct sx8_base *sx8_base = (struct sx8_base *)mci_base;
  270. struct dtv_frontend_properties *p = &fe->dtv_property_cache;
  271. u32 used_demods = 0;
  272. struct mci_command cmd;
  273. u32 input = state->mci.tuner;
  274. int i, stat = 0;
  275. mutex_lock(&mci_base->tuner_lock);
  276. if (sx8_base->iq_mode) {
  277. stat = -EBUSY;
  278. goto unlock;
  279. }
  280. for (i = 0; i < SX8_DEMOD_NUM; i++)
  281. if (sx8_base->demod_in_use[i])
  282. used_demods++;
  283. if (used_demods > 0) {
  284. stat = -EBUSY;
  285. goto unlock;
  286. }
  287. state->mci.demod = 0;
  288. if (!sx8_base->tuner_use_count[input])
  289. mci_set_tuner(fe, input, 1);
  290. sx8_base->tuner_use_count[input]++;
  291. sx8_base->iq_mode = (ts_config > 1);
  292. unlock:
  293. mutex_unlock(&mci_base->tuner_lock);
  294. if (stat)
  295. return stat;
  296. memset(&cmd, 0, sizeof(cmd));
  297. cmd.command = SX8_CMD_START_IQ;
  298. cmd.sx8_start_iq.flags = flags;
  299. cmd.sx8_start_iq.roll_off = roll_off;
  300. cmd.sx8_start_iq.frequency = p->frequency * 1000;
  301. cmd.sx8_start_iq.symbol_rate = p->symbol_rate;
  302. cmd.tuner = state->mci.tuner;
  303. cmd.demod = state->mci.demod;
  304. stat = ddb_mci_cmd(&state->mci, &cmd, NULL);
  305. if (stat)
  306. stop(fe);
  307. ddb_mci_config(&state->mci, ts_config);
  308. return stat;
  309. }
  310. static int set_parameters(struct dvb_frontend *fe)
  311. {
  312. int stat = 0;
  313. struct sx8 *state = fe->demodulator_priv;
  314. struct dtv_frontend_properties *p = &fe->dtv_property_cache;
  315. u32 ts_config = SX8_TSCONFIG_MODE_NORMAL, iq_mode = 0, isi;
  316. if (state->started)
  317. stop(fe);
  318. isi = p->stream_id;
  319. if (isi != NO_STREAM_ID_FILTER)
  320. iq_mode = (isi & 0x30000000) >> 28;
  321. if (iq_mode)
  322. ts_config = (SX8_TSCONFIG_TSHEADER | SX8_TSCONFIG_MODE_IQ);
  323. if (iq_mode < 3) {
  324. u32 mask;
  325. switch (p->modulation) {
  326. /* uncomment whenever these modulations hit the DVB API
  327. * case APSK_256:
  328. * mask = 0x7f;
  329. * break;
  330. * case APSK_128:
  331. * mask = 0x3f;
  332. * break;
  333. * case APSK_64:
  334. * mask = 0x1f;
  335. * break;
  336. */
  337. case APSK_32:
  338. mask = 0x0f;
  339. break;
  340. case APSK_16:
  341. mask = 0x07;
  342. break;
  343. default:
  344. mask = 0x03;
  345. break;
  346. }
  347. stat = start(fe, 3, mask, ts_config);
  348. } else {
  349. stat = start_iq(fe, 0, 4, ts_config);
  350. }
  351. if (!stat) {
  352. state->started = 1;
  353. state->first_time_lock = 1;
  354. state->signal_info.status = SX8_DEMOD_WAIT_SIGNAL;
  355. }
  356. return stat;
  357. }
  358. static int tune(struct dvb_frontend *fe, bool re_tune,
  359. unsigned int mode_flags,
  360. unsigned int *delay, enum fe_status *status)
  361. {
  362. int r;
  363. if (re_tune) {
  364. r = set_parameters(fe);
  365. if (r)
  366. return r;
  367. }
  368. r = read_status(fe, status);
  369. if (r)
  370. return r;
  371. if (*status & FE_HAS_LOCK)
  372. return 0;
  373. *delay = HZ / 10;
  374. return 0;
  375. }
  376. static enum dvbfe_algo get_algo(struct dvb_frontend *fe)
  377. {
  378. return DVBFE_ALGO_HW;
  379. }
  380. static int set_input(struct dvb_frontend *fe, int input)
  381. {
  382. struct sx8 *state = fe->demodulator_priv;
  383. struct mci_base *mci_base = state->mci.base;
  384. if (input >= SX8_TUNER_NUM)
  385. return -EINVAL;
  386. state->mci.tuner = input;
  387. dev_dbg(mci_base->dev, "MCI-%d: input=%d\n", state->mci.nr, input);
  388. return 0;
  389. }
  390. static struct dvb_frontend_ops sx8_ops = {
  391. .delsys = { SYS_DVBS, SYS_DVBS2 },
  392. .info = {
  393. .name = "Digital Devices MaxSX8 MCI DVB-S/S2/S2X",
  394. .frequency_min_hz = 950 * MHz,
  395. .frequency_max_hz = 2150 * MHz,
  396. .symbol_rate_min = 100000,
  397. .symbol_rate_max = 100000000,
  398. .caps = FE_CAN_INVERSION_AUTO |
  399. FE_CAN_FEC_AUTO |
  400. FE_CAN_QPSK |
  401. FE_CAN_2G_MODULATION |
  402. FE_CAN_MULTISTREAM,
  403. },
  404. .get_frontend_algo = get_algo,
  405. .tune = tune,
  406. .release = release,
  407. .read_status = read_status,
  408. };
  409. static int init(struct mci *mci)
  410. {
  411. struct sx8 *state = (struct sx8 *)mci;
  412. state->mci.demod = SX8_DEMOD_NONE;
  413. return 0;
  414. }
  415. const struct mci_cfg ddb_max_sx8_cfg = {
  416. .type = 0,
  417. .fe_ops = &sx8_ops,
  418. .base_size = sizeof(struct sx8_base),
  419. .state_size = sizeof(struct sx8),
  420. .init = init,
  421. .set_input = set_input,
  422. };