ddbridge-mci.c 3.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169
  1. // SPDX-License-Identifier: GPL-2.0
  2. /*
  3. * ddbridge-mci.c: Digital Devices microcode interface
  4. *
  5. * Copyright (C) 2017-2018 Digital Devices GmbH
  6. * Ralph Metzler <[email protected]>
  7. * Marcus Metzler <[email protected]>
  8. */
  9. #include "ddbridge.h"
  10. #include "ddbridge-io.h"
  11. #include "ddbridge-mci.h"
  12. static LIST_HEAD(mci_list);
  13. static int mci_reset(struct mci *state)
  14. {
  15. struct ddb_link *link = state->base->link;
  16. u32 status = 0;
  17. u32 timeout = 40;
  18. ddblwritel(link, MCI_CONTROL_RESET, MCI_CONTROL);
  19. ddblwritel(link, 0, MCI_CONTROL + 4); /* 1= no internal init */
  20. msleep(300);
  21. ddblwritel(link, 0, MCI_CONTROL);
  22. while (1) {
  23. status = ddblreadl(link, MCI_CONTROL);
  24. if ((status & MCI_CONTROL_READY) == MCI_CONTROL_READY)
  25. break;
  26. if (--timeout == 0)
  27. break;
  28. msleep(50);
  29. }
  30. if ((status & MCI_CONTROL_READY) == 0)
  31. return -1;
  32. if (link->ids.device == 0x0009)
  33. ddblwritel(link, SX8_TSCONFIG_MODE_NORMAL, SX8_TSCONFIG);
  34. return 0;
  35. }
  36. int ddb_mci_config(struct mci *state, u32 config)
  37. {
  38. struct ddb_link *link = state->base->link;
  39. if (link->ids.device != 0x0009)
  40. return -EINVAL;
  41. ddblwritel(link, config, SX8_TSCONFIG);
  42. return 0;
  43. }
  44. static int _mci_cmd_unlocked(struct mci *state,
  45. u32 *cmd, u32 cmd_len,
  46. u32 *res, u32 res_len)
  47. {
  48. struct ddb_link *link = state->base->link;
  49. u32 i, val;
  50. unsigned long stat;
  51. val = ddblreadl(link, MCI_CONTROL);
  52. if (val & (MCI_CONTROL_RESET | MCI_CONTROL_START_COMMAND))
  53. return -EIO;
  54. if (cmd && cmd_len)
  55. for (i = 0; i < cmd_len; i++)
  56. ddblwritel(link, cmd[i], MCI_COMMAND + i * 4);
  57. val |= (MCI_CONTROL_START_COMMAND | MCI_CONTROL_ENABLE_DONE_INTERRUPT);
  58. ddblwritel(link, val, MCI_CONTROL);
  59. stat = wait_for_completion_timeout(&state->base->completion, HZ);
  60. if (stat == 0) {
  61. dev_warn(state->base->dev, "MCI-%d: MCI timeout\n", state->nr);
  62. return -EIO;
  63. }
  64. if (res && res_len)
  65. for (i = 0; i < res_len; i++)
  66. res[i] = ddblreadl(link, MCI_RESULT + i * 4);
  67. return 0;
  68. }
  69. int ddb_mci_cmd(struct mci *state,
  70. struct mci_command *command,
  71. struct mci_result *result)
  72. {
  73. int stat;
  74. mutex_lock(&state->base->mci_lock);
  75. stat = _mci_cmd_unlocked(state,
  76. (u32 *)command, sizeof(*command) / sizeof(u32),
  77. (u32 *)result, sizeof(*result) / sizeof(u32));
  78. mutex_unlock(&state->base->mci_lock);
  79. return stat;
  80. }
  81. static void mci_handler(void *priv)
  82. {
  83. struct mci_base *base = (struct mci_base *)priv;
  84. complete(&base->completion);
  85. }
  86. static struct mci_base *match_base(void *key)
  87. {
  88. struct mci_base *p;
  89. list_for_each_entry(p, &mci_list, mci_list)
  90. if (p->key == key)
  91. return p;
  92. return NULL;
  93. }
  94. static int probe(struct mci *state)
  95. {
  96. mci_reset(state);
  97. return 0;
  98. }
  99. struct dvb_frontend
  100. *ddb_mci_attach(struct ddb_input *input, struct mci_cfg *cfg, int nr,
  101. int (**fn_set_input)(struct dvb_frontend *fe, int input))
  102. {
  103. struct ddb_port *port = input->port;
  104. struct ddb *dev = port->dev;
  105. struct ddb_link *link = &dev->link[port->lnr];
  106. struct mci_base *base;
  107. struct mci *state;
  108. void *key = cfg->type ? (void *)port : (void *)link;
  109. state = kzalloc(cfg->state_size, GFP_KERNEL);
  110. if (!state)
  111. return NULL;
  112. base = match_base(key);
  113. if (base) {
  114. base->count++;
  115. state->base = base;
  116. } else {
  117. base = kzalloc(cfg->base_size, GFP_KERNEL);
  118. if (!base)
  119. goto fail;
  120. base->key = key;
  121. base->count = 1;
  122. base->link = link;
  123. base->dev = dev->dev;
  124. mutex_init(&base->mci_lock);
  125. mutex_init(&base->tuner_lock);
  126. ddb_irq_set(dev, link->nr, 0, mci_handler, base);
  127. init_completion(&base->completion);
  128. state->base = base;
  129. if (probe(state) < 0) {
  130. kfree(base);
  131. goto fail;
  132. }
  133. list_add(&base->mci_list, &mci_list);
  134. if (cfg->base_init)
  135. cfg->base_init(base);
  136. }
  137. memcpy(&state->fe.ops, cfg->fe_ops, sizeof(struct dvb_frontend_ops));
  138. state->fe.demodulator_priv = state;
  139. state->nr = nr;
  140. *fn_set_input = cfg->set_input;
  141. state->tuner = nr;
  142. state->demod = nr;
  143. if (cfg->init)
  144. cfg->init(state);
  145. return &state->fe;
  146. fail:
  147. kfree(state);
  148. return NULL;
  149. }