cx25821-medusa-reg.h 15 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441
  1. /* SPDX-License-Identifier: GPL-2.0-or-later */
  2. /*
  3. * Driver for the Conexant CX25821 PCIe bridge
  4. *
  5. * Copyright (C) 2009 Conexant Systems Inc.
  6. * Authors <[email protected]>, <[email protected]>
  7. */
  8. #ifndef __MEDUSA_REGISTERS__
  9. #define __MEDUSA_REGISTERS__
  10. /* Serial Slave Registers */
  11. #define HOST_REGISTER1 0x0000
  12. #define HOST_REGISTER2 0x0001
  13. /* Chip Configuration Registers */
  14. #define CHIP_CTRL 0x0100
  15. #define AFE_AB_CTRL 0x0104
  16. #define AFE_CD_CTRL 0x0108
  17. #define AFE_EF_CTRL 0x010C
  18. #define AFE_GH_CTRL 0x0110
  19. #define DENC_AB_CTRL 0x0114
  20. #define BYP_AB_CTRL 0x0118
  21. #define MON_A_CTRL 0x011C
  22. #define DISP_SEQ_A 0x0120
  23. #define DISP_SEQ_B 0x0124
  24. #define DISP_AB_CNT 0x0128
  25. #define DISP_CD_CNT 0x012C
  26. #define DISP_EF_CNT 0x0130
  27. #define DISP_GH_CNT 0x0134
  28. #define DISP_IJ_CNT 0x0138
  29. #define PIN_OE_CTRL 0x013C
  30. #define PIN_SPD_CTRL 0x0140
  31. #define PIN_SPD_CTRL2 0x0144
  32. #define IRQ_STAT_CTRL 0x0148
  33. #define POWER_CTRL_AB 0x014C
  34. #define POWER_CTRL_CD 0x0150
  35. #define POWER_CTRL_EF 0x0154
  36. #define POWER_CTRL_GH 0x0158
  37. #define TUNE_CTRL 0x015C
  38. #define BIAS_CTRL 0x0160
  39. #define AFE_AB_DIAG_CTRL 0x0164
  40. #define AFE_CD_DIAG_CTRL 0x0168
  41. #define AFE_EF_DIAG_CTRL 0x016C
  42. #define AFE_GH_DIAG_CTRL 0x0170
  43. #define PLL_AB_DIAG_CTRL 0x0174
  44. #define PLL_CD_DIAG_CTRL 0x0178
  45. #define PLL_EF_DIAG_CTRL 0x017C
  46. #define PLL_GH_DIAG_CTRL 0x0180
  47. #define TEST_CTRL 0x0184
  48. #define BIST_STAT 0x0188
  49. #define BIST_STAT2 0x018C
  50. #define BIST_VID_PLL_AB_STAT 0x0190
  51. #define BIST_VID_PLL_CD_STAT 0x0194
  52. #define BIST_VID_PLL_EF_STAT 0x0198
  53. #define BIST_VID_PLL_GH_STAT 0x019C
  54. #define DLL_DIAG_CTRL 0x01A0
  55. #define DEV_CH_ID_CTRL 0x01A4
  56. #define ABIST_CTRL_STATUS 0x01A8
  57. #define ABIST_FREQ 0x01AC
  58. #define ABIST_GOERT_SHIFT 0x01B0
  59. #define ABIST_COEF12 0x01B4
  60. #define ABIST_COEF34 0x01B8
  61. #define ABIST_COEF56 0x01BC
  62. #define ABIST_COEF7_SNR 0x01C0
  63. #define ABIST_ADC_CAL 0x01C4
  64. #define ABIST_BIN1_VGA0 0x01C8
  65. #define ABIST_BIN2_VGA1 0x01CC
  66. #define ABIST_BIN3_VGA2 0x01D0
  67. #define ABIST_BIN4_VGA3 0x01D4
  68. #define ABIST_BIN5_VGA4 0x01D8
  69. #define ABIST_BIN6_VGA5 0x01DC
  70. #define ABIST_BIN7_VGA6 0x01E0
  71. #define ABIST_CLAMP_A 0x01E4
  72. #define ABIST_CLAMP_B 0x01E8
  73. #define ABIST_CLAMP_C 0x01EC
  74. #define ABIST_CLAMP_D 0x01F0
  75. #define ABIST_CLAMP_E 0x01F4
  76. #define ABIST_CLAMP_F 0x01F8
  77. /* Digital Video Encoder A Registers */
  78. #define DENC_A_REG_1 0x0200
  79. #define DENC_A_REG_2 0x0204
  80. #define DENC_A_REG_3 0x0208
  81. #define DENC_A_REG_4 0x020C
  82. #define DENC_A_REG_5 0x0210
  83. #define DENC_A_REG_6 0x0214
  84. #define DENC_A_REG_7 0x0218
  85. #define DENC_A_REG_8 0x021C
  86. /* Digital Video Encoder B Registers */
  87. #define DENC_B_REG_1 0x0300
  88. #define DENC_B_REG_2 0x0304
  89. #define DENC_B_REG_3 0x0308
  90. #define DENC_B_REG_4 0x030C
  91. #define DENC_B_REG_5 0x0310
  92. #define DENC_B_REG_6 0x0314
  93. #define DENC_B_REG_7 0x0318
  94. #define DENC_B_REG_8 0x031C
  95. /* Video Decoder A Registers */
  96. #define MODE_CTRL 0x1000
  97. #define OUT_CTRL1 0x1004
  98. #define OUT_CTRL_NS 0x1008
  99. #define GEN_STAT 0x100C
  100. #define INT_STAT_MASK 0x1010
  101. #define LUMA_CTRL 0x1014
  102. #define CHROMA_CTRL 0x1018
  103. #define CRUSH_CTRL 0x101C
  104. #define HORIZ_TIM_CTRL 0x1020
  105. #define VERT_TIM_CTRL 0x1024
  106. #define MISC_TIM_CTRL 0x1028
  107. #define FIELD_COUNT 0x102C
  108. #define HSCALE_CTRL 0x1030
  109. #define VSCALE_CTRL 0x1034
  110. #define MAN_VGA_CTRL 0x1038
  111. #define MAN_AGC_CTRL 0x103C
  112. #define DFE_CTRL1 0x1040
  113. #define DFE_CTRL2 0x1044
  114. #define DFE_CTRL3 0x1048
  115. #define PLL_CTRL 0x104C
  116. #define PLL_CTRL_FAST 0x1050
  117. #define HTL_CTRL 0x1054
  118. #define SRC_CFG 0x1058
  119. #define SC_STEP_SIZE 0x105C
  120. #define SC_CONVERGE_CTRL 0x1060
  121. #define SC_LOOP_CTRL 0x1064
  122. #define COMB_2D_HFS_CFG 0x1068
  123. #define COMB_2D_HFD_CFG 0x106C
  124. #define COMB_2D_LF_CFG 0x1070
  125. #define COMB_2D_BLEND 0x1074
  126. #define COMB_MISC_CTRL 0x1078
  127. #define COMB_FLAT_THRESH_CTRL 0x107C
  128. #define COMB_TEST 0x1080
  129. #define BP_MISC_CTRL 0x1084
  130. #define VCR_DET_CTRL 0x1088
  131. #define NOISE_DET_CTRL 0x108C
  132. #define COMB_FLAT_NOISE_CTRL 0x1090
  133. #define VERSION 0x11F8
  134. #define SOFT_RST_CTRL 0x11FC
  135. /* Video Decoder B Registers */
  136. #define VDEC_B_MODE_CTRL 0x1200
  137. #define VDEC_B_OUT_CTRL1 0x1204
  138. #define VDEC_B_OUT_CTRL_NS 0x1208
  139. #define VDEC_B_GEN_STAT 0x120C
  140. #define VDEC_B_INT_STAT_MASK 0x1210
  141. #define VDEC_B_LUMA_CTRL 0x1214
  142. #define VDEC_B_CHROMA_CTRL 0x1218
  143. #define VDEC_B_CRUSH_CTRL 0x121C
  144. #define VDEC_B_HORIZ_TIM_CTRL 0x1220
  145. #define VDEC_B_VERT_TIM_CTRL 0x1224
  146. #define VDEC_B_MISC_TIM_CTRL 0x1228
  147. #define VDEC_B_FIELD_COUNT 0x122C
  148. #define VDEC_B_HSCALE_CTRL 0x1230
  149. #define VDEC_B_VSCALE_CTRL 0x1234
  150. #define VDEC_B_MAN_VGA_CTRL 0x1238
  151. #define VDEC_B_MAN_AGC_CTRL 0x123C
  152. #define VDEC_B_DFE_CTRL1 0x1240
  153. #define VDEC_B_DFE_CTRL2 0x1244
  154. #define VDEC_B_DFE_CTRL3 0x1248
  155. #define VDEC_B_PLL_CTRL 0x124C
  156. #define VDEC_B_PLL_CTRL_FAST 0x1250
  157. #define VDEC_B_HTL_CTRL 0x1254
  158. #define VDEC_B_SRC_CFG 0x1258
  159. #define VDEC_B_SC_STEP_SIZE 0x125C
  160. #define VDEC_B_SC_CONVERGE_CTRL 0x1260
  161. #define VDEC_B_SC_LOOP_CTRL 0x1264
  162. #define VDEC_B_COMB_2D_HFS_CFG 0x1268
  163. #define VDEC_B_COMB_2D_HFD_CFG 0x126C
  164. #define VDEC_B_COMB_2D_LF_CFG 0x1270
  165. #define VDEC_B_COMB_2D_BLEND 0x1274
  166. #define VDEC_B_COMB_MISC_CTRL 0x1278
  167. #define VDEC_B_COMB_FLAT_THRESH_CTRL 0x127C
  168. #define VDEC_B_COMB_TEST 0x1280
  169. #define VDEC_B_BP_MISC_CTRL 0x1284
  170. #define VDEC_B_VCR_DET_CTRL 0x1288
  171. #define VDEC_B_NOISE_DET_CTRL 0x128C
  172. #define VDEC_B_COMB_FLAT_NOISE_CTRL 0x1290
  173. #define VDEC_B_VERSION 0x13F8
  174. #define VDEC_B_SOFT_RST_CTRL 0x13FC
  175. /* Video Decoder C Registers */
  176. #define VDEC_C_MODE_CTRL 0x1400
  177. #define VDEC_C_OUT_CTRL1 0x1404
  178. #define VDEC_C_OUT_CTRL_NS 0x1408
  179. #define VDEC_C_GEN_STAT 0x140C
  180. #define VDEC_C_INT_STAT_MASK 0x1410
  181. #define VDEC_C_LUMA_CTRL 0x1414
  182. #define VDEC_C_CHROMA_CTRL 0x1418
  183. #define VDEC_C_CRUSH_CTRL 0x141C
  184. #define VDEC_C_HORIZ_TIM_CTRL 0x1420
  185. #define VDEC_C_VERT_TIM_CTRL 0x1424
  186. #define VDEC_C_MISC_TIM_CTRL 0x1428
  187. #define VDEC_C_FIELD_COUNT 0x142C
  188. #define VDEC_C_HSCALE_CTRL 0x1430
  189. #define VDEC_C_VSCALE_CTRL 0x1434
  190. #define VDEC_C_MAN_VGA_CTRL 0x1438
  191. #define VDEC_C_MAN_AGC_CTRL 0x143C
  192. #define VDEC_C_DFE_CTRL1 0x1440
  193. #define VDEC_C_DFE_CTRL2 0x1444
  194. #define VDEC_C_DFE_CTRL3 0x1448
  195. #define VDEC_C_PLL_CTRL 0x144C
  196. #define VDEC_C_PLL_CTRL_FAST 0x1450
  197. #define VDEC_C_HTL_CTRL 0x1454
  198. #define VDEC_C_SRC_CFG 0x1458
  199. #define VDEC_C_SC_STEP_SIZE 0x145C
  200. #define VDEC_C_SC_CONVERGE_CTRL 0x1460
  201. #define VDEC_C_SC_LOOP_CTRL 0x1464
  202. #define VDEC_C_COMB_2D_HFS_CFG 0x1468
  203. #define VDEC_C_COMB_2D_HFD_CFG 0x146C
  204. #define VDEC_C_COMB_2D_LF_CFG 0x1470
  205. #define VDEC_C_COMB_2D_BLEND 0x1474
  206. #define VDEC_C_COMB_MISC_CTRL 0x1478
  207. #define VDEC_C_COMB_FLAT_THRESH_CTRL 0x147C
  208. #define VDEC_C_COMB_TEST 0x1480
  209. #define VDEC_C_BP_MISC_CTRL 0x1484
  210. #define VDEC_C_VCR_DET_CTRL 0x1488
  211. #define VDEC_C_NOISE_DET_CTRL 0x148C
  212. #define VDEC_C_COMB_FLAT_NOISE_CTRL 0x1490
  213. #define VDEC_C_VERSION 0x15F8
  214. #define VDEC_C_SOFT_RST_CTRL 0x15FC
  215. /* Video Decoder D Registers */
  216. #define VDEC_D_MODE_CTRL 0x1600
  217. #define VDEC_D_OUT_CTRL1 0x1604
  218. #define VDEC_D_OUT_CTRL_NS 0x1608
  219. #define VDEC_D_GEN_STAT 0x160C
  220. #define VDEC_D_INT_STAT_MASK 0x1610
  221. #define VDEC_D_LUMA_CTRL 0x1614
  222. #define VDEC_D_CHROMA_CTRL 0x1618
  223. #define VDEC_D_CRUSH_CTRL 0x161C
  224. #define VDEC_D_HORIZ_TIM_CTRL 0x1620
  225. #define VDEC_D_VERT_TIM_CTRL 0x1624
  226. #define VDEC_D_MISC_TIM_CTRL 0x1628
  227. #define VDEC_D_FIELD_COUNT 0x162C
  228. #define VDEC_D_HSCALE_CTRL 0x1630
  229. #define VDEC_D_VSCALE_CTRL 0x1634
  230. #define VDEC_D_MAN_VGA_CTRL 0x1638
  231. #define VDEC_D_MAN_AGC_CTRL 0x163C
  232. #define VDEC_D_DFE_CTRL1 0x1640
  233. #define VDEC_D_DFE_CTRL2 0x1644
  234. #define VDEC_D_DFE_CTRL3 0x1648
  235. #define VDEC_D_PLL_CTRL 0x164C
  236. #define VDEC_D_PLL_CTRL_FAST 0x1650
  237. #define VDEC_D_HTL_CTRL 0x1654
  238. #define VDEC_D_SRC_CFG 0x1658
  239. #define VDEC_D_SC_STEP_SIZE 0x165C
  240. #define VDEC_D_SC_CONVERGE_CTRL 0x1660
  241. #define VDEC_D_SC_LOOP_CTRL 0x1664
  242. #define VDEC_D_COMB_2D_HFS_CFG 0x1668
  243. #define VDEC_D_COMB_2D_HFD_CFG 0x166C
  244. #define VDEC_D_COMB_2D_LF_CFG 0x1670
  245. #define VDEC_D_COMB_2D_BLEND 0x1674
  246. #define VDEC_D_COMB_MISC_CTRL 0x1678
  247. #define VDEC_D_COMB_FLAT_THRESH_CTRL 0x167C
  248. #define VDEC_D_COMB_TEST 0x1680
  249. #define VDEC_D_BP_MISC_CTRL 0x1684
  250. #define VDEC_D_VCR_DET_CTRL 0x1688
  251. #define VDEC_D_NOISE_DET_CTRL 0x168C
  252. #define VDEC_D_COMB_FLAT_NOISE_CTRL 0x1690
  253. #define VDEC_D_VERSION 0x17F8
  254. #define VDEC_D_SOFT_RST_CTRL 0x17FC
  255. /* Video Decoder E Registers */
  256. #define VDEC_E_MODE_CTRL 0x1800
  257. #define VDEC_E_OUT_CTRL1 0x1804
  258. #define VDEC_E_OUT_CTRL_NS 0x1808
  259. #define VDEC_E_GEN_STAT 0x180C
  260. #define VDEC_E_INT_STAT_MASK 0x1810
  261. #define VDEC_E_LUMA_CTRL 0x1814
  262. #define VDEC_E_CHROMA_CTRL 0x1818
  263. #define VDEC_E_CRUSH_CTRL 0x181C
  264. #define VDEC_E_HORIZ_TIM_CTRL 0x1820
  265. #define VDEC_E_VERT_TIM_CTRL 0x1824
  266. #define VDEC_E_MISC_TIM_CTRL 0x1828
  267. #define VDEC_E_FIELD_COUNT 0x182C
  268. #define VDEC_E_HSCALE_CTRL 0x1830
  269. #define VDEC_E_VSCALE_CTRL 0x1834
  270. #define VDEC_E_MAN_VGA_CTRL 0x1838
  271. #define VDEC_E_MAN_AGC_CTRL 0x183C
  272. #define VDEC_E_DFE_CTRL1 0x1840
  273. #define VDEC_E_DFE_CTRL2 0x1844
  274. #define VDEC_E_DFE_CTRL3 0x1848
  275. #define VDEC_E_PLL_CTRL 0x184C
  276. #define VDEC_E_PLL_CTRL_FAST 0x1850
  277. #define VDEC_E_HTL_CTRL 0x1854
  278. #define VDEC_E_SRC_CFG 0x1858
  279. #define VDEC_E_SC_STEP_SIZE 0x185C
  280. #define VDEC_E_SC_CONVERGE_CTRL 0x1860
  281. #define VDEC_E_SC_LOOP_CTRL 0x1864
  282. #define VDEC_E_COMB_2D_HFS_CFG 0x1868
  283. #define VDEC_E_COMB_2D_HFD_CFG 0x186C
  284. #define VDEC_E_COMB_2D_LF_CFG 0x1870
  285. #define VDEC_E_COMB_2D_BLEND 0x1874
  286. #define VDEC_E_COMB_MISC_CTRL 0x1878
  287. #define VDEC_E_COMB_FLAT_THRESH_CTRL 0x187C
  288. #define VDEC_E_COMB_TEST 0x1880
  289. #define VDEC_E_BP_MISC_CTRL 0x1884
  290. #define VDEC_E_VCR_DET_CTRL 0x1888
  291. #define VDEC_E_NOISE_DET_CTRL 0x188C
  292. #define VDEC_E_COMB_FLAT_NOISE_CTRL 0x1890
  293. #define VDEC_E_VERSION 0x19F8
  294. #define VDEC_E_SOFT_RST_CTRL 0x19FC
  295. /* Video Decoder F Registers */
  296. #define VDEC_F_MODE_CTRL 0x1A00
  297. #define VDEC_F_OUT_CTRL1 0x1A04
  298. #define VDEC_F_OUT_CTRL_NS 0x1A08
  299. #define VDEC_F_GEN_STAT 0x1A0C
  300. #define VDEC_F_INT_STAT_MASK 0x1A10
  301. #define VDEC_F_LUMA_CTRL 0x1A14
  302. #define VDEC_F_CHROMA_CTRL 0x1A18
  303. #define VDEC_F_CRUSH_CTRL 0x1A1C
  304. #define VDEC_F_HORIZ_TIM_CTRL 0x1A20
  305. #define VDEC_F_VERT_TIM_CTRL 0x1A24
  306. #define VDEC_F_MISC_TIM_CTRL 0x1A28
  307. #define VDEC_F_FIELD_COUNT 0x1A2C
  308. #define VDEC_F_HSCALE_CTRL 0x1A30
  309. #define VDEC_F_VSCALE_CTRL 0x1A34
  310. #define VDEC_F_MAN_VGA_CTRL 0x1A38
  311. #define VDEC_F_MAN_AGC_CTRL 0x1A3C
  312. #define VDEC_F_DFE_CTRL1 0x1A40
  313. #define VDEC_F_DFE_CTRL2 0x1A44
  314. #define VDEC_F_DFE_CTRL3 0x1A48
  315. #define VDEC_F_PLL_CTRL 0x1A4C
  316. #define VDEC_F_PLL_CTRL_FAST 0x1A50
  317. #define VDEC_F_HTL_CTRL 0x1A54
  318. #define VDEC_F_SRC_CFG 0x1A58
  319. #define VDEC_F_SC_STEP_SIZE 0x1A5C
  320. #define VDEC_F_SC_CONVERGE_CTRL 0x1A60
  321. #define VDEC_F_SC_LOOP_CTRL 0x1A64
  322. #define VDEC_F_COMB_2D_HFS_CFG 0x1A68
  323. #define VDEC_F_COMB_2D_HFD_CFG 0x1A6C
  324. #define VDEC_F_COMB_2D_LF_CFG 0x1A70
  325. #define VDEC_F_COMB_2D_BLEND 0x1A74
  326. #define VDEC_F_COMB_MISC_CTRL 0x1A78
  327. #define VDEC_F_COMB_FLAT_THRESH_CTRL 0x1A7C
  328. #define VDEC_F_COMB_TEST 0x1A80
  329. #define VDEC_F_BP_MISC_CTRL 0x1A84
  330. #define VDEC_F_VCR_DET_CTRL 0x1A88
  331. #define VDEC_F_NOISE_DET_CTRL 0x1A8C
  332. #define VDEC_F_COMB_FLAT_NOISE_CTRL 0x1A90
  333. #define VDEC_F_VERSION 0x1BF8
  334. #define VDEC_F_SOFT_RST_CTRL 0x1BFC
  335. /* Video Decoder G Registers */
  336. #define VDEC_G_MODE_CTRL 0x1C00
  337. #define VDEC_G_OUT_CTRL1 0x1C04
  338. #define VDEC_G_OUT_CTRL_NS 0x1C08
  339. #define VDEC_G_GEN_STAT 0x1C0C
  340. #define VDEC_G_INT_STAT_MASK 0x1C10
  341. #define VDEC_G_LUMA_CTRL 0x1C14
  342. #define VDEC_G_CHROMA_CTRL 0x1C18
  343. #define VDEC_G_CRUSH_CTRL 0x1C1C
  344. #define VDEC_G_HORIZ_TIM_CTRL 0x1C20
  345. #define VDEC_G_VERT_TIM_CTRL 0x1C24
  346. #define VDEC_G_MISC_TIM_CTRL 0x1C28
  347. #define VDEC_G_FIELD_COUNT 0x1C2C
  348. #define VDEC_G_HSCALE_CTRL 0x1C30
  349. #define VDEC_G_VSCALE_CTRL 0x1C34
  350. #define VDEC_G_MAN_VGA_CTRL 0x1C38
  351. #define VDEC_G_MAN_AGC_CTRL 0x1C3C
  352. #define VDEC_G_DFE_CTRL1 0x1C40
  353. #define VDEC_G_DFE_CTRL2 0x1C44
  354. #define VDEC_G_DFE_CTRL3 0x1C48
  355. #define VDEC_G_PLL_CTRL 0x1C4C
  356. #define VDEC_G_PLL_CTRL_FAST 0x1C50
  357. #define VDEC_G_HTL_CTRL 0x1C54
  358. #define VDEC_G_SRC_CFG 0x1C58
  359. #define VDEC_G_SC_STEP_SIZE 0x1C5C
  360. #define VDEC_G_SC_CONVERGE_CTRL 0x1C60
  361. #define VDEC_G_SC_LOOP_CTRL 0x1C64
  362. #define VDEC_G_COMB_2D_HFS_CFG 0x1C68
  363. #define VDEC_G_COMB_2D_HFD_CFG 0x1C6C
  364. #define VDEC_G_COMB_2D_LF_CFG 0x1C70
  365. #define VDEC_G_COMB_2D_BLEND 0x1C74
  366. #define VDEC_G_COMB_MISC_CTRL 0x1C78
  367. #define VDEC_G_COMB_FLAT_THRESH_CTRL 0x1C7C
  368. #define VDEC_G_COMB_TEST 0x1C80
  369. #define VDEC_G_BP_MISC_CTRL 0x1C84
  370. #define VDEC_G_VCR_DET_CTRL 0x1C88
  371. #define VDEC_G_NOISE_DET_CTRL 0x1C8C
  372. #define VDEC_G_COMB_FLAT_NOISE_CTRL 0x1C90
  373. #define VDEC_G_VERSION 0x1DF8
  374. #define VDEC_G_SOFT_RST_CTRL 0x1DFC
  375. /* Video Decoder H Registers */
  376. #define VDEC_H_MODE_CTRL 0x1E00
  377. #define VDEC_H_OUT_CTRL1 0x1E04
  378. #define VDEC_H_OUT_CTRL_NS 0x1E08
  379. #define VDEC_H_GEN_STAT 0x1E0C
  380. #define VDEC_H_INT_STAT_MASK 0x1E1E
  381. #define VDEC_H_LUMA_CTRL 0x1E14
  382. #define VDEC_H_CHROMA_CTRL 0x1E18
  383. #define VDEC_H_CRUSH_CTRL 0x1E1C
  384. #define VDEC_H_HORIZ_TIM_CTRL 0x1E20
  385. #define VDEC_H_VERT_TIM_CTRL 0x1E24
  386. #define VDEC_H_MISC_TIM_CTRL 0x1E28
  387. #define VDEC_H_FIELD_COUNT 0x1E2C
  388. #define VDEC_H_HSCALE_CTRL 0x1E30
  389. #define VDEC_H_VSCALE_CTRL 0x1E34
  390. #define VDEC_H_MAN_VGA_CTRL 0x1E38
  391. #define VDEC_H_MAN_AGC_CTRL 0x1E3C
  392. #define VDEC_H_DFE_CTRL1 0x1E40
  393. #define VDEC_H_DFE_CTRL2 0x1E44
  394. #define VDEC_H_DFE_CTRL3 0x1E48
  395. #define VDEC_H_PLL_CTRL 0x1E4C
  396. #define VDEC_H_PLL_CTRL_FAST 0x1E50
  397. #define VDEC_H_HTL_CTRL 0x1E54
  398. #define VDEC_H_SRC_CFG 0x1E58
  399. #define VDEC_H_SC_STEP_SIZE 0x1E5C
  400. #define VDEC_H_SC_CONVERGE_CTRL 0x1E60
  401. #define VDEC_H_SC_LOOP_CTRL 0x1E64
  402. #define VDEC_H_COMB_2D_HFS_CFG 0x1E68
  403. #define VDEC_H_COMB_2D_HFD_CFG 0x1E6C
  404. #define VDEC_H_COMB_2D_LF_CFG 0x1E70
  405. #define VDEC_H_COMB_2D_BLEND 0x1E74
  406. #define VDEC_H_COMB_MISC_CTRL 0x1E78
  407. #define VDEC_H_COMB_FLAT_THRESH_CTRL 0x1E7C
  408. #define VDEC_H_COMB_TEST 0x1E80
  409. #define VDEC_H_BP_MISC_CTRL 0x1E84
  410. #define VDEC_H_VCR_DET_CTRL 0x1E88
  411. #define VDEC_H_NOISE_DET_CTRL 0x1E8C
  412. #define VDEC_H_COMB_FLAT_NOISE_CTRL 0x1E90
  413. #define VDEC_H_VERSION 0x1FF8
  414. #define VDEC_H_SOFT_RST_CTRL 0x1FFC
  415. /*****************************************************************************/
  416. /* LUMA_CTRL register fields */
  417. #define VDEC_A_BRITE_CTRL 0x1014
  418. #define VDEC_A_CNTRST_CTRL 0x1015
  419. #define VDEC_A_PEAK_SEL 0x1016
  420. /*****************************************************************************/
  421. /* CHROMA_CTRL register fields */
  422. #define VDEC_A_USAT_CTRL 0x1018
  423. #define VDEC_A_VSAT_CTRL 0x1019
  424. #define VDEC_A_HUE_CTRL 0x101A
  425. #endif