| 12345678910111213141516171819202122232425262728293031323334353637383940414243 |
- /* SPDX-License-Identifier: GPL-2.0-only */
- /*
- * Aptina Sensor PLL Configuration
- *
- * Copyright (C) 2012 Laurent Pinchart <[email protected]>
- */
- #ifndef __APTINA_PLL_H
- #define __APTINA_PLL_H
- struct aptina_pll {
- unsigned int ext_clock;
- unsigned int pix_clock;
- unsigned int n;
- unsigned int m;
- unsigned int p1;
- };
- struct aptina_pll_limits {
- unsigned int ext_clock_min;
- unsigned int ext_clock_max;
- unsigned int int_clock_min;
- unsigned int int_clock_max;
- unsigned int out_clock_min;
- unsigned int out_clock_max;
- unsigned int pix_clock_max;
- unsigned int n_min;
- unsigned int n_max;
- unsigned int m_min;
- unsigned int m_max;
- unsigned int p1_min;
- unsigned int p1_max;
- };
- struct device;
- int aptina_pll_calculate(struct device *dev,
- const struct aptina_pll_limits *limits,
- struct aptina_pll *pll);
- #endif /* __APTINA_PLL_H */
|
