irq-keystone.c 5.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228
  1. // SPDX-License-Identifier: GPL-2.0-only
  2. /*
  3. * Texas Instruments Keystone IRQ controller IP driver
  4. *
  5. * Copyright (C) 2014 Texas Instruments, Inc.
  6. * Author: Sajesh Kumar Saran <[email protected]>
  7. * Grygorii Strashko <[email protected]>
  8. */
  9. #include <linux/irq.h>
  10. #include <linux/bitops.h>
  11. #include <linux/module.h>
  12. #include <linux/moduleparam.h>
  13. #include <linux/interrupt.h>
  14. #include <linux/irqdomain.h>
  15. #include <linux/irqchip.h>
  16. #include <linux/of.h>
  17. #include <linux/of_platform.h>
  18. #include <linux/mfd/syscon.h>
  19. #include <linux/regmap.h>
  20. /* The source ID bits start from 4 to 31 (total 28 bits)*/
  21. #define BIT_OFS 4
  22. #define KEYSTONE_N_IRQ (32 - BIT_OFS)
  23. struct keystone_irq_device {
  24. struct device *dev;
  25. struct irq_chip chip;
  26. u32 mask;
  27. int irq;
  28. struct irq_domain *irqd;
  29. struct regmap *devctrl_regs;
  30. u32 devctrl_offset;
  31. raw_spinlock_t wa_lock;
  32. };
  33. static inline u32 keystone_irq_readl(struct keystone_irq_device *kirq)
  34. {
  35. int ret;
  36. u32 val = 0;
  37. ret = regmap_read(kirq->devctrl_regs, kirq->devctrl_offset, &val);
  38. if (ret < 0)
  39. dev_dbg(kirq->dev, "irq read failed ret(%d)\n", ret);
  40. return val;
  41. }
  42. static inline void
  43. keystone_irq_writel(struct keystone_irq_device *kirq, u32 value)
  44. {
  45. int ret;
  46. ret = regmap_write(kirq->devctrl_regs, kirq->devctrl_offset, value);
  47. if (ret < 0)
  48. dev_dbg(kirq->dev, "irq write failed ret(%d)\n", ret);
  49. }
  50. static void keystone_irq_setmask(struct irq_data *d)
  51. {
  52. struct keystone_irq_device *kirq = irq_data_get_irq_chip_data(d);
  53. kirq->mask |= BIT(d->hwirq);
  54. dev_dbg(kirq->dev, "mask %lu [%x]\n", d->hwirq, kirq->mask);
  55. }
  56. static void keystone_irq_unmask(struct irq_data *d)
  57. {
  58. struct keystone_irq_device *kirq = irq_data_get_irq_chip_data(d);
  59. kirq->mask &= ~BIT(d->hwirq);
  60. dev_dbg(kirq->dev, "unmask %lu [%x]\n", d->hwirq, kirq->mask);
  61. }
  62. static void keystone_irq_ack(struct irq_data *d)
  63. {
  64. /* nothing to do here */
  65. }
  66. static irqreturn_t keystone_irq_handler(int irq, void *keystone_irq)
  67. {
  68. struct keystone_irq_device *kirq = keystone_irq;
  69. unsigned long wa_lock_flags;
  70. unsigned long pending;
  71. int src, err;
  72. dev_dbg(kirq->dev, "start irq %d\n", irq);
  73. pending = keystone_irq_readl(kirq);
  74. keystone_irq_writel(kirq, pending);
  75. dev_dbg(kirq->dev, "pending 0x%lx, mask 0x%x\n", pending, kirq->mask);
  76. pending = (pending >> BIT_OFS) & ~kirq->mask;
  77. dev_dbg(kirq->dev, "pending after mask 0x%lx\n", pending);
  78. for (src = 0; src < KEYSTONE_N_IRQ; src++) {
  79. if (BIT(src) & pending) {
  80. raw_spin_lock_irqsave(&kirq->wa_lock, wa_lock_flags);
  81. err = generic_handle_domain_irq(kirq->irqd, src);
  82. raw_spin_unlock_irqrestore(&kirq->wa_lock,
  83. wa_lock_flags);
  84. if (err)
  85. dev_warn_ratelimited(kirq->dev, "spurious irq detected hwirq %d\n",
  86. src);
  87. }
  88. }
  89. dev_dbg(kirq->dev, "end irq %d\n", irq);
  90. return IRQ_HANDLED;
  91. }
  92. static int keystone_irq_map(struct irq_domain *h, unsigned int virq,
  93. irq_hw_number_t hw)
  94. {
  95. struct keystone_irq_device *kirq = h->host_data;
  96. irq_set_chip_data(virq, kirq);
  97. irq_set_chip_and_handler(virq, &kirq->chip, handle_level_irq);
  98. irq_set_probe(virq);
  99. return 0;
  100. }
  101. static const struct irq_domain_ops keystone_irq_ops = {
  102. .map = keystone_irq_map,
  103. .xlate = irq_domain_xlate_onecell,
  104. };
  105. static int keystone_irq_probe(struct platform_device *pdev)
  106. {
  107. struct device *dev = &pdev->dev;
  108. struct device_node *np = dev->of_node;
  109. struct keystone_irq_device *kirq;
  110. int ret;
  111. if (np == NULL)
  112. return -EINVAL;
  113. kirq = devm_kzalloc(dev, sizeof(*kirq), GFP_KERNEL);
  114. if (!kirq)
  115. return -ENOMEM;
  116. kirq->devctrl_regs =
  117. syscon_regmap_lookup_by_phandle(np, "ti,syscon-dev");
  118. if (IS_ERR(kirq->devctrl_regs))
  119. return PTR_ERR(kirq->devctrl_regs);
  120. ret = of_property_read_u32_index(np, "ti,syscon-dev", 1,
  121. &kirq->devctrl_offset);
  122. if (ret) {
  123. dev_err(dev, "couldn't read the devctrl_offset offset!\n");
  124. return ret;
  125. }
  126. kirq->irq = platform_get_irq(pdev, 0);
  127. if (kirq->irq < 0)
  128. return kirq->irq;
  129. kirq->dev = dev;
  130. kirq->mask = ~0x0;
  131. kirq->chip.name = "keystone-irq";
  132. kirq->chip.irq_ack = keystone_irq_ack;
  133. kirq->chip.irq_mask = keystone_irq_setmask;
  134. kirq->chip.irq_unmask = keystone_irq_unmask;
  135. kirq->irqd = irq_domain_add_linear(np, KEYSTONE_N_IRQ,
  136. &keystone_irq_ops, kirq);
  137. if (!kirq->irqd) {
  138. dev_err(dev, "IRQ domain registration failed\n");
  139. return -ENODEV;
  140. }
  141. raw_spin_lock_init(&kirq->wa_lock);
  142. platform_set_drvdata(pdev, kirq);
  143. ret = request_irq(kirq->irq, keystone_irq_handler,
  144. 0, dev_name(dev), kirq);
  145. if (ret) {
  146. irq_domain_remove(kirq->irqd);
  147. return ret;
  148. }
  149. /* clear all source bits */
  150. keystone_irq_writel(kirq, ~0x0);
  151. dev_info(dev, "irqchip registered, nr_irqs %u\n", KEYSTONE_N_IRQ);
  152. return 0;
  153. }
  154. static int keystone_irq_remove(struct platform_device *pdev)
  155. {
  156. struct keystone_irq_device *kirq = platform_get_drvdata(pdev);
  157. int hwirq;
  158. free_irq(kirq->irq, kirq);
  159. for (hwirq = 0; hwirq < KEYSTONE_N_IRQ; hwirq++)
  160. irq_dispose_mapping(irq_find_mapping(kirq->irqd, hwirq));
  161. irq_domain_remove(kirq->irqd);
  162. return 0;
  163. }
  164. static const struct of_device_id keystone_irq_dt_ids[] = {
  165. { .compatible = "ti,keystone-irq", },
  166. {},
  167. };
  168. MODULE_DEVICE_TABLE(of, keystone_irq_dt_ids);
  169. static struct platform_driver keystone_irq_device_driver = {
  170. .probe = keystone_irq_probe,
  171. .remove = keystone_irq_remove,
  172. .driver = {
  173. .name = "keystone_irq",
  174. .of_match_table = of_match_ptr(keystone_irq_dt_ids),
  175. }
  176. };
  177. module_platform_driver(keystone_irq_device_driver);
  178. MODULE_AUTHOR("Texas Instruments");
  179. MODULE_AUTHOR("Sajesh Kumar Saran");
  180. MODULE_AUTHOR("Grygorii Strashko");
  181. MODULE_DESCRIPTION("Keystone IRQ chip");
  182. MODULE_LICENSE("GPL v2");