Home Explore Help
Sign In
samsung-sm8650
/
android_kernel_samsung_sm8650_ksu
2
0
Fork 0
Files Issues 0 Pull Requests 0 Wiki
Tree: 9e449c3f83
Branches Tags
android_kernel_...
/
drivers
/
i2c
/
busses
/
i2c-ibm_iic.h

i2c-ibm_iic.h 2.4 KB
History Raw

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118 
  1. /* SPDX-License-Identifier: GPL-2.0-or-later */
    2. 

  2. /*
    3. 

  3.  * drivers/i2c/busses/i2c-ibm_iic.h
    4. 

  4.  *
    5. 

  5.  * Support for the IIC peripheral on IBM PPC 4xx
    6. 

  6.  *
    7. 

  7.  * Copyright (c) 2003 Zultys Technologies.
    8. 

  8.  * Eugene Surovegin <[email protected]> or <[email protected]>
    9. 

  9.  *
    10. 

  10.  * Based on original work by
    11. 

  11.  * 	Ian DaSilva  <[email protected]>
    12. 

  12.  *      Armin Kuster <[email protected]>
    13. 

  13.  * 	Matt Porter  <[email protected]>
    14. 

  14.  *
    15. 

  15.  *      Copyright 2000-2003 MontaVista Software Inc.
    16. 

  16.  */
    17. 

  17. #ifndef __I2C_IBM_IIC_H_
    18. 

  18. #define __I2C_IBM_IIC_H_
    19. 

  19. 

  20. #include <linux/i2c.h>
    21. 

  21. 

  22. struct iic_regs {
    23. 

  23. 	u16 mdbuf;
    24. 

  24. 	u16 sbbuf;
    25. 

  25. 	u8 lmadr;
    26. 

  26. 	u8 hmadr;
    27. 

  27. 	u8 cntl;
    28. 

  28. 	u8 mdcntl;
    29. 

  29. 	u8 sts;
    30. 

  30. 	u8 extsts;
    31. 

  31. 	u8 lsadr;
    32. 

  32. 	u8 hsadr;
    33. 

  33. 	u8 clkdiv;
    34. 

  34. 	u8 intmsk;
    35. 

  35. 	u8 xfrcnt;
    36. 

  36. 	u8 xtcntlss;
    37. 

  37. 	u8 directcntl;
    38. 

  38. };
    39. 

  39. 

  40. struct ibm_iic_private {
    41. 

  41. 	struct i2c_adapter adap;
    42. 

  42. 	volatile struct iic_regs __iomem *vaddr;
    43. 

  43. 	wait_queue_head_t wq;
    44. 

  44. 	int idx;
    45. 

  45. 	int irq;
    46. 

  46. 	int fast_mode;
    47. 

  47. 	u8  clckdiv;
    48. 

  48. };
    49. 

  49. 

  50. /* IICx_CNTL register */
    51. 

  51. #define CNTL_HMT	0x80
    52. 

  52. #define CNTL_AMD	0x40
    53. 

  53. #define CNTL_TCT_MASK	0x30
    54. 

  54. #define CNTL_TCT_SHIFT	4
    55. 

  55. #define CNTL_RPST	0x08
    56. 

  56. #define CNTL_CHT	0x04
    57. 

  57. #define CNTL_RW		0x02
    58. 

  58. #define CNTL_PT		0x01
    59. 

  59. 

  60. /* IICx_MDCNTL register */
    61. 

  61. #define MDCNTL_FSDB	0x80
    62. 

  62. #define MDCNTL_FMDB	0x40
    63. 

  63. #define MDCNTL_EGC	0x20
    64. 

  64. #define MDCNTL_FSM	0x10
    65. 

  65. #define MDCNTL_ESM	0x08
    66. 

  66. #define MDCNTL_EINT	0x04
    67. 

  67. #define MDCNTL_EUBS	0x02
    68. 

  68. #define MDCNTL_HSCL	0x01
    69. 

  69. 

  70. /* IICx_STS register */
    71. 

  71. #define STS_SSS		0x80
    72. 

  72. #define STS_SLPR	0x40
    73. 

  73. #define STS_MDBS	0x20
    74. 

  74. #define STS_MDBF	0x10
    75. 

  75. #define STS_SCMP	0x08
    76. 

  76. #define STS_ERR		0x04
    77. 

  77. #define STS_IRQA	0x02
    78. 

  78. #define STS_PT		0x01
    79. 

  79. 

  80. /* IICx_EXTSTS register */
    81. 

  81. #define EXTSTS_IRQP	0x80
    82. 

  82. #define EXTSTS_BCS_MASK	0x70
    83. 

  83. #define   EXTSTS_BCS_FREE  0x40
    84. 

  84. #define EXTSTS_IRQD	0x08
    85. 

  85. #define EXTSTS_LA	0x04
    86. 

  86. #define EXTSTS_ICT	0x02
    87. 

  87. #define EXTSTS_XFRA	0x01
    88. 

  88. 

  89. /* IICx_INTRMSK register */
    90. 

  90. #define INTRMSK_EIRC	0x80
    91. 

  91. #define INTRMSK_EIRS	0x40
    92. 

  92. #define INTRMSK_EIWC	0x20
    93. 

  93. #define INTRMSK_EIWS	0x10
    94. 

  94. #define INTRMSK_EIHE	0x08
    95. 

  95. #define INTRMSK_EIIC	0x04
    96. 

  96. #define INTRMSK_EITA	0x02
    97. 

  97. #define INTRMSK_EIMTC	0x01
    98. 

  98. 

  99. /* IICx_XFRCNT register */
    100. 

  100. #define XFRCNT_MTC_MASK	0x07
    101. 

  101. 

  102. /* IICx_XTCNTLSS register */
    103. 

  103. #define XTCNTLSS_SRC	0x80
    104. 

  104. #define XTCNTLSS_SRS	0x40
    105. 

  105. #define XTCNTLSS_SWC	0x20
    106. 

  106. #define XTCNTLSS_SWS	0x10
    107. 

  107. #define XTCNTLSS_SRST	0x01
    108. 

  108. 

  109. /* IICx_DIRECTCNTL register */
    110. 

  110. #define DIRCNTL_SDAC	0x08
    111. 

  111. #define DIRCNTL_SCC	0x04
    112. 

  112. #define DIRCNTL_MSDA	0x02
    113. 

  113. #define DIRCNTL_MSC	0x01
    114. 

  114. 

  115. /* Check if we really control the I2C bus and bus is free */
    116. 

  116. #define DIRCTNL_FREE(v)	(((v) & 0x0f) == 0x0f)
    117. 

  117. 

  118. #endif /* __I2C_IBM_IIC_H_ */
    119.