radeon_ucode.c 6.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167
  1. /*
  2. * Copyright 2014 Advanced Micro Devices, Inc.
  3. *
  4. * Permission is hereby granted, free of charge, to any person obtaining a
  5. * copy of this software and associated documentation files (the "Software"),
  6. * to deal in the Software without restriction, including without limitation
  7. * the rights to use, copy, modify, merge, publish, distribute, sublicense,
  8. * and/or sell copies of the Software, and to permit persons to whom the
  9. * Software is furnished to do so, subject to the following conditions:
  10. *
  11. * The above copyright notice and this permission notice shall be included in
  12. * all copies or substantial portions of the Software.
  13. *
  14. * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
  15. * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
  16. * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
  17. * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
  18. * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
  19. * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
  20. * OTHER DEALINGS IN THE SOFTWARE.
  21. *
  22. */
  23. #include <linux/firmware.h>
  24. #include <linux/slab.h>
  25. #include <linux/module.h>
  26. #include "radeon.h"
  27. #include "radeon_ucode.h"
  28. static void radeon_ucode_print_common_hdr(const struct common_firmware_header *hdr)
  29. {
  30. DRM_DEBUG("size_bytes: %u\n", le32_to_cpu(hdr->size_bytes));
  31. DRM_DEBUG("header_size_bytes: %u\n", le32_to_cpu(hdr->header_size_bytes));
  32. DRM_DEBUG("header_version_major: %u\n", le16_to_cpu(hdr->header_version_major));
  33. DRM_DEBUG("header_version_minor: %u\n", le16_to_cpu(hdr->header_version_minor));
  34. DRM_DEBUG("ip_version_major: %u\n", le16_to_cpu(hdr->ip_version_major));
  35. DRM_DEBUG("ip_version_minor: %u\n", le16_to_cpu(hdr->ip_version_minor));
  36. DRM_DEBUG("ucode_version: 0x%08x\n", le32_to_cpu(hdr->ucode_version));
  37. DRM_DEBUG("ucode_size_bytes: %u\n", le32_to_cpu(hdr->ucode_size_bytes));
  38. DRM_DEBUG("ucode_array_offset_bytes: %u\n",
  39. le32_to_cpu(hdr->ucode_array_offset_bytes));
  40. DRM_DEBUG("crc32: 0x%08x\n", le32_to_cpu(hdr->crc32));
  41. }
  42. void radeon_ucode_print_mc_hdr(const struct common_firmware_header *hdr)
  43. {
  44. uint16_t version_major = le16_to_cpu(hdr->header_version_major);
  45. uint16_t version_minor = le16_to_cpu(hdr->header_version_minor);
  46. DRM_DEBUG("MC\n");
  47. radeon_ucode_print_common_hdr(hdr);
  48. if (version_major == 1) {
  49. const struct mc_firmware_header_v1_0 *mc_hdr =
  50. container_of(hdr, struct mc_firmware_header_v1_0, header);
  51. DRM_DEBUG("io_debug_size_bytes: %u\n",
  52. le32_to_cpu(mc_hdr->io_debug_size_bytes));
  53. DRM_DEBUG("io_debug_array_offset_bytes: %u\n",
  54. le32_to_cpu(mc_hdr->io_debug_array_offset_bytes));
  55. } else {
  56. DRM_ERROR("Unknown MC ucode version: %u.%u\n", version_major, version_minor);
  57. }
  58. }
  59. void radeon_ucode_print_smc_hdr(const struct common_firmware_header *hdr)
  60. {
  61. uint16_t version_major = le16_to_cpu(hdr->header_version_major);
  62. uint16_t version_minor = le16_to_cpu(hdr->header_version_minor);
  63. DRM_DEBUG("SMC\n");
  64. radeon_ucode_print_common_hdr(hdr);
  65. if (version_major == 1) {
  66. const struct smc_firmware_header_v1_0 *smc_hdr =
  67. container_of(hdr, struct smc_firmware_header_v1_0, header);
  68. DRM_DEBUG("ucode_start_addr: %u\n", le32_to_cpu(smc_hdr->ucode_start_addr));
  69. } else {
  70. DRM_ERROR("Unknown SMC ucode version: %u.%u\n", version_major, version_minor);
  71. }
  72. }
  73. void radeon_ucode_print_gfx_hdr(const struct common_firmware_header *hdr)
  74. {
  75. uint16_t version_major = le16_to_cpu(hdr->header_version_major);
  76. uint16_t version_minor = le16_to_cpu(hdr->header_version_minor);
  77. DRM_DEBUG("GFX\n");
  78. radeon_ucode_print_common_hdr(hdr);
  79. if (version_major == 1) {
  80. const struct gfx_firmware_header_v1_0 *gfx_hdr =
  81. container_of(hdr, struct gfx_firmware_header_v1_0, header);
  82. DRM_DEBUG("ucode_feature_version: %u\n",
  83. le32_to_cpu(gfx_hdr->ucode_feature_version));
  84. DRM_DEBUG("jt_offset: %u\n", le32_to_cpu(gfx_hdr->jt_offset));
  85. DRM_DEBUG("jt_size: %u\n", le32_to_cpu(gfx_hdr->jt_size));
  86. } else {
  87. DRM_ERROR("Unknown GFX ucode version: %u.%u\n", version_major, version_minor);
  88. }
  89. }
  90. void radeon_ucode_print_rlc_hdr(const struct common_firmware_header *hdr)
  91. {
  92. uint16_t version_major = le16_to_cpu(hdr->header_version_major);
  93. uint16_t version_minor = le16_to_cpu(hdr->header_version_minor);
  94. DRM_DEBUG("RLC\n");
  95. radeon_ucode_print_common_hdr(hdr);
  96. if (version_major == 1) {
  97. const struct rlc_firmware_header_v1_0 *rlc_hdr =
  98. container_of(hdr, struct rlc_firmware_header_v1_0, header);
  99. DRM_DEBUG("ucode_feature_version: %u\n",
  100. le32_to_cpu(rlc_hdr->ucode_feature_version));
  101. DRM_DEBUG("save_and_restore_offset: %u\n",
  102. le32_to_cpu(rlc_hdr->save_and_restore_offset));
  103. DRM_DEBUG("clear_state_descriptor_offset: %u\n",
  104. le32_to_cpu(rlc_hdr->clear_state_descriptor_offset));
  105. DRM_DEBUG("avail_scratch_ram_locations: %u\n",
  106. le32_to_cpu(rlc_hdr->avail_scratch_ram_locations));
  107. DRM_DEBUG("master_pkt_description_offset: %u\n",
  108. le32_to_cpu(rlc_hdr->master_pkt_description_offset));
  109. } else {
  110. DRM_ERROR("Unknown RLC ucode version: %u.%u\n", version_major, version_minor);
  111. }
  112. }
  113. void radeon_ucode_print_sdma_hdr(const struct common_firmware_header *hdr)
  114. {
  115. uint16_t version_major = le16_to_cpu(hdr->header_version_major);
  116. uint16_t version_minor = le16_to_cpu(hdr->header_version_minor);
  117. DRM_DEBUG("SDMA\n");
  118. radeon_ucode_print_common_hdr(hdr);
  119. if (version_major == 1) {
  120. const struct sdma_firmware_header_v1_0 *sdma_hdr =
  121. container_of(hdr, struct sdma_firmware_header_v1_0, header);
  122. DRM_DEBUG("ucode_feature_version: %u\n",
  123. le32_to_cpu(sdma_hdr->ucode_feature_version));
  124. DRM_DEBUG("ucode_change_version: %u\n",
  125. le32_to_cpu(sdma_hdr->ucode_change_version));
  126. DRM_DEBUG("jt_offset: %u\n", le32_to_cpu(sdma_hdr->jt_offset));
  127. DRM_DEBUG("jt_size: %u\n", le32_to_cpu(sdma_hdr->jt_size));
  128. } else {
  129. DRM_ERROR("Unknown SDMA ucode version: %u.%u\n",
  130. version_major, version_minor);
  131. }
  132. }
  133. int radeon_ucode_validate(const struct firmware *fw)
  134. {
  135. const struct common_firmware_header *hdr =
  136. (const struct common_firmware_header *)fw->data;
  137. if (fw->size == le32_to_cpu(hdr->size_bytes))
  138. return 0;
  139. return -EINVAL;
  140. }