radeon_encoders.c 14 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445
  1. /*
  2. * Copyright 2007-8 Advanced Micro Devices, Inc.
  3. * Copyright 2008 Red Hat Inc.
  4. *
  5. * Permission is hereby granted, free of charge, to any person obtaining a
  6. * copy of this software and associated documentation files (the "Software"),
  7. * to deal in the Software without restriction, including without limitation
  8. * the rights to use, copy, modify, merge, publish, distribute, sublicense,
  9. * and/or sell copies of the Software, and to permit persons to whom the
  10. * Software is furnished to do so, subject to the following conditions:
  11. *
  12. * The above copyright notice and this permission notice shall be included in
  13. * all copies or substantial portions of the Software.
  14. *
  15. * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
  16. * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
  17. * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
  18. * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
  19. * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
  20. * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
  21. * OTHER DEALINGS IN THE SOFTWARE.
  22. *
  23. * Authors: Dave Airlie
  24. * Alex Deucher
  25. */
  26. #include <linux/pci.h>
  27. #include <drm/drm_crtc_helper.h>
  28. #include <drm/drm_device.h>
  29. #include <drm/radeon_drm.h>
  30. #include <acpi/video.h>
  31. #include "radeon.h"
  32. #include "radeon_atombios.h"
  33. #include "radeon_legacy_encoders.h"
  34. #include "atom.h"
  35. static uint32_t radeon_encoder_clones(struct drm_encoder *encoder)
  36. {
  37. struct drm_device *dev = encoder->dev;
  38. struct radeon_device *rdev = dev->dev_private;
  39. struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
  40. struct drm_encoder *clone_encoder;
  41. uint32_t index_mask = 0;
  42. int count;
  43. /* DIG routing gets problematic */
  44. if (rdev->family >= CHIP_R600)
  45. return index_mask;
  46. /* LVDS/TV are too wacky */
  47. if (radeon_encoder->devices & ATOM_DEVICE_LCD_SUPPORT)
  48. return index_mask;
  49. /* DVO requires 2x ppll clocks depending on tmds chip */
  50. if (radeon_encoder->devices & ATOM_DEVICE_DFP2_SUPPORT)
  51. return index_mask;
  52. count = -1;
  53. list_for_each_entry(clone_encoder, &dev->mode_config.encoder_list, head) {
  54. struct radeon_encoder *radeon_clone = to_radeon_encoder(clone_encoder);
  55. count++;
  56. if (clone_encoder == encoder)
  57. continue;
  58. if (radeon_clone->devices & (ATOM_DEVICE_LCD_SUPPORT))
  59. continue;
  60. if (radeon_clone->devices & ATOM_DEVICE_DFP2_SUPPORT)
  61. continue;
  62. else
  63. index_mask |= (1 << count);
  64. }
  65. return index_mask;
  66. }
  67. void radeon_setup_encoder_clones(struct drm_device *dev)
  68. {
  69. struct drm_encoder *encoder;
  70. list_for_each_entry(encoder, &dev->mode_config.encoder_list, head) {
  71. encoder->possible_clones = radeon_encoder_clones(encoder);
  72. }
  73. }
  74. uint32_t
  75. radeon_get_encoder_enum(struct drm_device *dev, uint32_t supported_device, uint8_t dac)
  76. {
  77. struct radeon_device *rdev = dev->dev_private;
  78. uint32_t ret = 0;
  79. switch (supported_device) {
  80. case ATOM_DEVICE_CRT1_SUPPORT:
  81. case ATOM_DEVICE_TV1_SUPPORT:
  82. case ATOM_DEVICE_TV2_SUPPORT:
  83. case ATOM_DEVICE_CRT2_SUPPORT:
  84. case ATOM_DEVICE_CV_SUPPORT:
  85. switch (dac) {
  86. case 1: /* dac a */
  87. if ((rdev->family == CHIP_RS300) ||
  88. (rdev->family == CHIP_RS400) ||
  89. (rdev->family == CHIP_RS480))
  90. ret = ENCODER_INTERNAL_DAC2_ENUM_ID1;
  91. else if (ASIC_IS_AVIVO(rdev))
  92. ret = ENCODER_INTERNAL_KLDSCP_DAC1_ENUM_ID1;
  93. else
  94. ret = ENCODER_INTERNAL_DAC1_ENUM_ID1;
  95. break;
  96. case 2: /* dac b */
  97. if (ASIC_IS_AVIVO(rdev))
  98. ret = ENCODER_INTERNAL_KLDSCP_DAC2_ENUM_ID1;
  99. else {
  100. /*if (rdev->family == CHIP_R200)
  101. ret = ENCODER_INTERNAL_DVO1_ENUM_ID1;
  102. else*/
  103. ret = ENCODER_INTERNAL_DAC2_ENUM_ID1;
  104. }
  105. break;
  106. case 3: /* external dac */
  107. if (ASIC_IS_AVIVO(rdev))
  108. ret = ENCODER_INTERNAL_KLDSCP_DVO1_ENUM_ID1;
  109. else
  110. ret = ENCODER_INTERNAL_DVO1_ENUM_ID1;
  111. break;
  112. }
  113. break;
  114. case ATOM_DEVICE_LCD1_SUPPORT:
  115. if (ASIC_IS_AVIVO(rdev))
  116. ret = ENCODER_INTERNAL_LVTM1_ENUM_ID1;
  117. else
  118. ret = ENCODER_INTERNAL_LVDS_ENUM_ID1;
  119. break;
  120. case ATOM_DEVICE_DFP1_SUPPORT:
  121. if ((rdev->family == CHIP_RS300) ||
  122. (rdev->family == CHIP_RS400) ||
  123. (rdev->family == CHIP_RS480))
  124. ret = ENCODER_INTERNAL_DVO1_ENUM_ID1;
  125. else if (ASIC_IS_AVIVO(rdev))
  126. ret = ENCODER_INTERNAL_KLDSCP_TMDS1_ENUM_ID1;
  127. else
  128. ret = ENCODER_INTERNAL_TMDS1_ENUM_ID1;
  129. break;
  130. case ATOM_DEVICE_LCD2_SUPPORT:
  131. case ATOM_DEVICE_DFP2_SUPPORT:
  132. if ((rdev->family == CHIP_RS600) ||
  133. (rdev->family == CHIP_RS690) ||
  134. (rdev->family == CHIP_RS740))
  135. ret = ENCODER_INTERNAL_DDI_ENUM_ID1;
  136. else if (ASIC_IS_AVIVO(rdev))
  137. ret = ENCODER_INTERNAL_KLDSCP_DVO1_ENUM_ID1;
  138. else
  139. ret = ENCODER_INTERNAL_DVO1_ENUM_ID1;
  140. break;
  141. case ATOM_DEVICE_DFP3_SUPPORT:
  142. ret = ENCODER_INTERNAL_LVTM1_ENUM_ID1;
  143. break;
  144. }
  145. return ret;
  146. }
  147. static void radeon_encoder_add_backlight(struct radeon_encoder *radeon_encoder,
  148. struct drm_connector *connector)
  149. {
  150. struct drm_device *dev = radeon_encoder->base.dev;
  151. struct radeon_device *rdev = dev->dev_private;
  152. bool use_bl = false;
  153. if (!(radeon_encoder->devices & (ATOM_DEVICE_LCD_SUPPORT)))
  154. return;
  155. if (radeon_backlight == 0) {
  156. use_bl = false;
  157. } else if (radeon_backlight == 1) {
  158. use_bl = true;
  159. } else if (radeon_backlight == -1) {
  160. /* Quirks */
  161. /* Amilo Xi 2550 only works with acpi bl */
  162. if ((rdev->pdev->device == 0x9583) &&
  163. (rdev->pdev->subsystem_vendor == 0x1734) &&
  164. (rdev->pdev->subsystem_device == 0x1107))
  165. use_bl = false;
  166. /* Older PPC macs use on-GPU backlight controller */
  167. #ifndef CONFIG_PPC_PMAC
  168. /* disable native backlight control on older asics */
  169. else if (rdev->family < CHIP_R600)
  170. use_bl = false;
  171. #endif
  172. else
  173. use_bl = true;
  174. }
  175. if (use_bl) {
  176. if (rdev->is_atom_bios)
  177. radeon_atom_backlight_init(radeon_encoder, connector);
  178. else
  179. radeon_legacy_backlight_init(radeon_encoder, connector);
  180. }
  181. /*
  182. * If there is no native backlight device (which may happen even when
  183. * use_bl==true) try registering an ACPI video backlight device instead.
  184. */
  185. if (!rdev->mode_info.bl_encoder)
  186. acpi_video_register_backlight();
  187. }
  188. void
  189. radeon_link_encoder_connector(struct drm_device *dev)
  190. {
  191. struct drm_connector *connector;
  192. struct radeon_connector *radeon_connector;
  193. struct drm_encoder *encoder;
  194. struct radeon_encoder *radeon_encoder;
  195. /* walk the list and link encoders to connectors */
  196. list_for_each_entry(connector, &dev->mode_config.connector_list, head) {
  197. radeon_connector = to_radeon_connector(connector);
  198. list_for_each_entry(encoder, &dev->mode_config.encoder_list, head) {
  199. radeon_encoder = to_radeon_encoder(encoder);
  200. if (radeon_encoder->devices & radeon_connector->devices) {
  201. drm_connector_attach_encoder(connector, encoder);
  202. if (radeon_encoder->devices & (ATOM_DEVICE_LCD_SUPPORT))
  203. radeon_encoder_add_backlight(radeon_encoder, connector);
  204. }
  205. }
  206. }
  207. }
  208. void radeon_encoder_set_active_device(struct drm_encoder *encoder)
  209. {
  210. struct drm_device *dev = encoder->dev;
  211. struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
  212. struct drm_connector *connector;
  213. list_for_each_entry(connector, &dev->mode_config.connector_list, head) {
  214. if (connector->encoder == encoder) {
  215. struct radeon_connector *radeon_connector = to_radeon_connector(connector);
  216. radeon_encoder->active_device = radeon_encoder->devices & radeon_connector->devices;
  217. DRM_DEBUG_KMS("setting active device to %08x from %08x %08x for encoder %d\n",
  218. radeon_encoder->active_device, radeon_encoder->devices,
  219. radeon_connector->devices, encoder->encoder_type);
  220. }
  221. }
  222. }
  223. struct drm_connector *
  224. radeon_get_connector_for_encoder(struct drm_encoder *encoder)
  225. {
  226. struct drm_device *dev = encoder->dev;
  227. struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
  228. struct drm_connector *connector;
  229. struct radeon_connector *radeon_connector;
  230. list_for_each_entry(connector, &dev->mode_config.connector_list, head) {
  231. radeon_connector = to_radeon_connector(connector);
  232. if (radeon_encoder->active_device & radeon_connector->devices)
  233. return connector;
  234. }
  235. return NULL;
  236. }
  237. struct drm_connector *
  238. radeon_get_connector_for_encoder_init(struct drm_encoder *encoder)
  239. {
  240. struct drm_device *dev = encoder->dev;
  241. struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
  242. struct drm_connector *connector;
  243. struct radeon_connector *radeon_connector;
  244. list_for_each_entry(connector, &dev->mode_config.connector_list, head) {
  245. radeon_connector = to_radeon_connector(connector);
  246. if (radeon_encoder->devices & radeon_connector->devices)
  247. return connector;
  248. }
  249. return NULL;
  250. }
  251. struct drm_encoder *radeon_get_external_encoder(struct drm_encoder *encoder)
  252. {
  253. struct drm_device *dev = encoder->dev;
  254. struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
  255. struct drm_encoder *other_encoder;
  256. struct radeon_encoder *other_radeon_encoder;
  257. if (radeon_encoder->is_ext_encoder)
  258. return NULL;
  259. list_for_each_entry(other_encoder, &dev->mode_config.encoder_list, head) {
  260. if (other_encoder == encoder)
  261. continue;
  262. other_radeon_encoder = to_radeon_encoder(other_encoder);
  263. if (other_radeon_encoder->is_ext_encoder &&
  264. (radeon_encoder->devices & other_radeon_encoder->devices))
  265. return other_encoder;
  266. }
  267. return NULL;
  268. }
  269. u16 radeon_encoder_get_dp_bridge_encoder_id(struct drm_encoder *encoder)
  270. {
  271. struct drm_encoder *other_encoder = radeon_get_external_encoder(encoder);
  272. if (other_encoder) {
  273. struct radeon_encoder *radeon_encoder = to_radeon_encoder(other_encoder);
  274. switch (radeon_encoder->encoder_id) {
  275. case ENCODER_OBJECT_ID_TRAVIS:
  276. case ENCODER_OBJECT_ID_NUTMEG:
  277. return radeon_encoder->encoder_id;
  278. default:
  279. return ENCODER_OBJECT_ID_NONE;
  280. }
  281. }
  282. return ENCODER_OBJECT_ID_NONE;
  283. }
  284. void radeon_panel_mode_fixup(struct drm_encoder *encoder,
  285. struct drm_display_mode *adjusted_mode)
  286. {
  287. struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
  288. struct drm_device *dev = encoder->dev;
  289. struct radeon_device *rdev = dev->dev_private;
  290. struct drm_display_mode *native_mode = &radeon_encoder->native_mode;
  291. unsigned hblank = native_mode->htotal - native_mode->hdisplay;
  292. unsigned vblank = native_mode->vtotal - native_mode->vdisplay;
  293. unsigned hover = native_mode->hsync_start - native_mode->hdisplay;
  294. unsigned vover = native_mode->vsync_start - native_mode->vdisplay;
  295. unsigned hsync_width = native_mode->hsync_end - native_mode->hsync_start;
  296. unsigned vsync_width = native_mode->vsync_end - native_mode->vsync_start;
  297. adjusted_mode->clock = native_mode->clock;
  298. adjusted_mode->flags = native_mode->flags;
  299. if (ASIC_IS_AVIVO(rdev)) {
  300. adjusted_mode->hdisplay = native_mode->hdisplay;
  301. adjusted_mode->vdisplay = native_mode->vdisplay;
  302. }
  303. adjusted_mode->htotal = native_mode->hdisplay + hblank;
  304. adjusted_mode->hsync_start = native_mode->hdisplay + hover;
  305. adjusted_mode->hsync_end = adjusted_mode->hsync_start + hsync_width;
  306. adjusted_mode->vtotal = native_mode->vdisplay + vblank;
  307. adjusted_mode->vsync_start = native_mode->vdisplay + vover;
  308. adjusted_mode->vsync_end = adjusted_mode->vsync_start + vsync_width;
  309. drm_mode_set_crtcinfo(adjusted_mode, CRTC_INTERLACE_HALVE_V);
  310. if (ASIC_IS_AVIVO(rdev)) {
  311. adjusted_mode->crtc_hdisplay = native_mode->hdisplay;
  312. adjusted_mode->crtc_vdisplay = native_mode->vdisplay;
  313. }
  314. adjusted_mode->crtc_htotal = adjusted_mode->crtc_hdisplay + hblank;
  315. adjusted_mode->crtc_hsync_start = adjusted_mode->crtc_hdisplay + hover;
  316. adjusted_mode->crtc_hsync_end = adjusted_mode->crtc_hsync_start + hsync_width;
  317. adjusted_mode->crtc_vtotal = adjusted_mode->crtc_vdisplay + vblank;
  318. adjusted_mode->crtc_vsync_start = adjusted_mode->crtc_vdisplay + vover;
  319. adjusted_mode->crtc_vsync_end = adjusted_mode->crtc_vsync_start + vsync_width;
  320. }
  321. bool radeon_dig_monitor_is_duallink(struct drm_encoder *encoder,
  322. u32 pixel_clock)
  323. {
  324. struct drm_device *dev = encoder->dev;
  325. struct radeon_device *rdev = dev->dev_private;
  326. struct drm_connector *connector;
  327. struct radeon_connector *radeon_connector;
  328. struct radeon_connector_atom_dig *dig_connector;
  329. connector = radeon_get_connector_for_encoder(encoder);
  330. /* if we don't have an active device yet, just use one of
  331. * the connectors tied to the encoder.
  332. */
  333. if (!connector)
  334. connector = radeon_get_connector_for_encoder_init(encoder);
  335. radeon_connector = to_radeon_connector(connector);
  336. switch (connector->connector_type) {
  337. case DRM_MODE_CONNECTOR_DVII:
  338. case DRM_MODE_CONNECTOR_HDMIB:
  339. if (radeon_connector->use_digital) {
  340. /* HDMI 1.3 supports up to 340 Mhz over single link */
  341. if (ASIC_IS_DCE6(rdev) && drm_detect_hdmi_monitor(radeon_connector_edid(connector))) {
  342. if (pixel_clock > 340000)
  343. return true;
  344. else
  345. return false;
  346. } else {
  347. if (pixel_clock > 165000)
  348. return true;
  349. else
  350. return false;
  351. }
  352. } else
  353. return false;
  354. case DRM_MODE_CONNECTOR_DVID:
  355. case DRM_MODE_CONNECTOR_HDMIA:
  356. case DRM_MODE_CONNECTOR_DisplayPort:
  357. dig_connector = radeon_connector->con_priv;
  358. if ((dig_connector->dp_sink_type == CONNECTOR_OBJECT_ID_DISPLAYPORT) ||
  359. (dig_connector->dp_sink_type == CONNECTOR_OBJECT_ID_eDP))
  360. return false;
  361. else {
  362. /* HDMI 1.3 supports up to 340 Mhz over single link */
  363. if (ASIC_IS_DCE6(rdev) && drm_detect_hdmi_monitor(radeon_connector_edid(connector))) {
  364. if (pixel_clock > 340000)
  365. return true;
  366. else
  367. return false;
  368. } else {
  369. if (pixel_clock > 165000)
  370. return true;
  371. else
  372. return false;
  373. }
  374. }
  375. default:
  376. return false;
  377. }
  378. }
  379. bool radeon_encoder_is_digital(struct drm_encoder *encoder)
  380. {
  381. struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
  382. switch (radeon_encoder->encoder_id) {
  383. case ENCODER_OBJECT_ID_INTERNAL_LVDS:
  384. case ENCODER_OBJECT_ID_INTERNAL_TMDS1:
  385. case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_TMDS1:
  386. case ENCODER_OBJECT_ID_INTERNAL_LVTM1:
  387. case ENCODER_OBJECT_ID_INTERNAL_DVO1:
  388. case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DVO1:
  389. case ENCODER_OBJECT_ID_INTERNAL_DDI:
  390. case ENCODER_OBJECT_ID_INTERNAL_UNIPHY:
  391. case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_LVTMA:
  392. case ENCODER_OBJECT_ID_INTERNAL_UNIPHY1:
  393. case ENCODER_OBJECT_ID_INTERNAL_UNIPHY2:
  394. case ENCODER_OBJECT_ID_INTERNAL_UNIPHY3:
  395. return true;
  396. default:
  397. return false;
  398. }
  399. }