panel-edp.c 50 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769177017711772177317741775177617771778177917801781178217831784178517861787178817891790179117921793179417951796179717981799180018011802180318041805180618071808180918101811181218131814181518161817181818191820182118221823182418251826182718281829183018311832183318341835183618371838183918401841184218431844184518461847184818491850185118521853185418551856185718581859186018611862186318641865186618671868186918701871187218731874187518761877187818791880188118821883188418851886188718881889189018911892189318941895189618971898189919001901190219031904190519061907190819091910191119121913191419151916191719181919192019211922192319241925192619271928192919301931193219331934193519361937193819391940194119421943194419451946194719481949195019511952195319541955195619571958195919601961196219631964196519661967196819691970197119721973197419751976197719781979198019811982198319841985198619871988198919901991199219931994199519961997199819992000200120022003200420052006200720082009201020112012201320142015201620172018201920202021
  1. /*
  2. * Copyright (C) 2013, NVIDIA Corporation. All rights reserved.
  3. *
  4. * Permission is hereby granted, free of charge, to any person obtaining a
  5. * copy of this software and associated documentation files (the "Software"),
  6. * to deal in the Software without restriction, including without limitation
  7. * the rights to use, copy, modify, merge, publish, distribute, sub license,
  8. * and/or sell copies of the Software, and to permit persons to whom the
  9. * Software is furnished to do so, subject to the following conditions:
  10. *
  11. * The above copyright notice and this permission notice (including the
  12. * next paragraph) shall be included in all copies or substantial portions
  13. * of the Software.
  14. *
  15. * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
  16. * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
  17. * FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL
  18. * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
  19. * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
  20. * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
  21. * DEALINGS IN THE SOFTWARE.
  22. */
  23. #include <linux/debugfs.h>
  24. #include <linux/delay.h>
  25. #include <linux/gpio/consumer.h>
  26. #include <linux/iopoll.h>
  27. #include <linux/module.h>
  28. #include <linux/of_platform.h>
  29. #include <linux/platform_device.h>
  30. #include <linux/pm_runtime.h>
  31. #include <linux/regulator/consumer.h>
  32. #include <video/display_timing.h>
  33. #include <video/of_display_timing.h>
  34. #include <video/videomode.h>
  35. #include <drm/display/drm_dp_aux_bus.h>
  36. #include <drm/display/drm_dp_helper.h>
  37. #include <drm/drm_crtc.h>
  38. #include <drm/drm_device.h>
  39. #include <drm/drm_edid.h>
  40. #include <drm/drm_panel.h>
  41. /**
  42. * struct panel_delay - Describes delays for a simple panel.
  43. */
  44. struct panel_delay {
  45. /**
  46. * @hpd_reliable: Time for HPD to be reliable
  47. *
  48. * The time (in milliseconds) that it takes after powering the panel
  49. * before the HPD signal is reliable. Ideally this is 0 but some panels,
  50. * board designs, or bad pulldown configs can cause a glitch here.
  51. *
  52. * NOTE: on some old panel data this number appears to be much too big.
  53. * Presumably some old panels simply didn't have HPD hooked up and put
  54. * the hpd_absent here because this field predates the
  55. * hpd_absent. While that works, it's non-ideal.
  56. */
  57. unsigned int hpd_reliable;
  58. /**
  59. * @hpd_absent: Time to wait if HPD isn't hooked up.
  60. *
  61. * Add this to the prepare delay if we know Hot Plug Detect isn't used.
  62. *
  63. * This is T3-max on eDP timing diagrams or the delay from power on
  64. * until HPD is guaranteed to be asserted.
  65. */
  66. unsigned int hpd_absent;
  67. /**
  68. * @prepare_to_enable: Time between prepare and enable.
  69. *
  70. * The minimum time, in milliseconds, that needs to have passed
  71. * between when prepare finished and enable may begin. If at
  72. * enable time less time has passed since prepare finished,
  73. * the driver waits for the remaining time.
  74. *
  75. * If a fixed enable delay is also specified, we'll start
  76. * counting before delaying for the fixed delay.
  77. *
  78. * If a fixed prepare delay is also specified, we won't start
  79. * counting until after the fixed delay. We can't overlap this
  80. * fixed delay with the min time because the fixed delay
  81. * doesn't happen at the end of the function if a HPD GPIO was
  82. * specified.
  83. *
  84. * In other words:
  85. * prepare()
  86. * ...
  87. * // do fixed prepare delay
  88. * // wait for HPD GPIO if applicable
  89. * // start counting for prepare_to_enable
  90. *
  91. * enable()
  92. * // do fixed enable delay
  93. * // enforce prepare_to_enable min time
  94. *
  95. * This is not specified in a standard way on eDP timing diagrams.
  96. * It is effectively the time from HPD going high till you can
  97. * turn on the backlight.
  98. */
  99. unsigned int prepare_to_enable;
  100. /**
  101. * @enable: Time for the panel to display a valid frame.
  102. *
  103. * The time (in milliseconds) that it takes for the panel to
  104. * display the first valid frame after starting to receive
  105. * video data.
  106. *
  107. * This is (T6-min + max(T7-max, T8-min)) on eDP timing diagrams or
  108. * the delay after link training finishes until we can turn the
  109. * backlight on and see valid data.
  110. */
  111. unsigned int enable;
  112. /**
  113. * @disable: Time for the panel to turn the display off.
  114. *
  115. * The time (in milliseconds) that it takes for the panel to
  116. * turn the display off (no content is visible).
  117. *
  118. * This is T9-min (delay from backlight off to end of valid video
  119. * data) on eDP timing diagrams. It is not common to set.
  120. */
  121. unsigned int disable;
  122. /**
  123. * @unprepare: Time to power down completely.
  124. *
  125. * The time (in milliseconds) that it takes for the panel
  126. * to power itself down completely.
  127. *
  128. * This time is used to prevent a future "prepare" from
  129. * starting until at least this many milliseconds has passed.
  130. * If at prepare time less time has passed since unprepare
  131. * finished, the driver waits for the remaining time.
  132. *
  133. * This is T12-min on eDP timing diagrams.
  134. */
  135. unsigned int unprepare;
  136. };
  137. /**
  138. * struct panel_desc - Describes a simple panel.
  139. */
  140. struct panel_desc {
  141. /**
  142. * @modes: Pointer to array of fixed modes appropriate for this panel.
  143. *
  144. * If only one mode then this can just be the address of the mode.
  145. * NOTE: cannot be used with "timings" and also if this is specified
  146. * then you cannot override the mode in the device tree.
  147. */
  148. const struct drm_display_mode *modes;
  149. /** @num_modes: Number of elements in modes array. */
  150. unsigned int num_modes;
  151. /**
  152. * @timings: Pointer to array of display timings
  153. *
  154. * NOTE: cannot be used with "modes" and also these will be used to
  155. * validate a device tree override if one is present.
  156. */
  157. const struct display_timing *timings;
  158. /** @num_timings: Number of elements in timings array. */
  159. unsigned int num_timings;
  160. /** @bpc: Bits per color. */
  161. unsigned int bpc;
  162. /** @size: Structure containing the physical size of this panel. */
  163. struct {
  164. /**
  165. * @size.width: Width (in mm) of the active display area.
  166. */
  167. unsigned int width;
  168. /**
  169. * @size.height: Height (in mm) of the active display area.
  170. */
  171. unsigned int height;
  172. } size;
  173. /** @delay: Structure containing various delay values for this panel. */
  174. struct panel_delay delay;
  175. };
  176. /**
  177. * struct edp_panel_entry - Maps panel ID to delay / panel name.
  178. */
  179. struct edp_panel_entry {
  180. /** @panel_id: 32-bit ID for panel, encoded with drm_edid_encode_panel_id(). */
  181. u32 panel_id;
  182. /** @delay: The power sequencing delays needed for this panel. */
  183. const struct panel_delay *delay;
  184. /** @name: Name of this panel (for printing to logs). */
  185. const char *name;
  186. };
  187. struct panel_edp {
  188. struct drm_panel base;
  189. bool enabled;
  190. bool no_hpd;
  191. bool prepared;
  192. ktime_t prepared_time;
  193. ktime_t unprepared_time;
  194. const struct panel_desc *desc;
  195. struct regulator *supply;
  196. struct i2c_adapter *ddc;
  197. struct drm_dp_aux *aux;
  198. struct gpio_desc *enable_gpio;
  199. struct gpio_desc *hpd_gpio;
  200. const struct edp_panel_entry *detected_panel;
  201. struct edid *edid;
  202. struct drm_display_mode override_mode;
  203. enum drm_panel_orientation orientation;
  204. };
  205. static inline struct panel_edp *to_panel_edp(struct drm_panel *panel)
  206. {
  207. return container_of(panel, struct panel_edp, base);
  208. }
  209. static unsigned int panel_edp_get_timings_modes(struct panel_edp *panel,
  210. struct drm_connector *connector)
  211. {
  212. struct drm_display_mode *mode;
  213. unsigned int i, num = 0;
  214. for (i = 0; i < panel->desc->num_timings; i++) {
  215. const struct display_timing *dt = &panel->desc->timings[i];
  216. struct videomode vm;
  217. videomode_from_timing(dt, &vm);
  218. mode = drm_mode_create(connector->dev);
  219. if (!mode) {
  220. dev_err(panel->base.dev, "failed to add mode %ux%u\n",
  221. dt->hactive.typ, dt->vactive.typ);
  222. continue;
  223. }
  224. drm_display_mode_from_videomode(&vm, mode);
  225. mode->type |= DRM_MODE_TYPE_DRIVER;
  226. if (panel->desc->num_timings == 1)
  227. mode->type |= DRM_MODE_TYPE_PREFERRED;
  228. drm_mode_probed_add(connector, mode);
  229. num++;
  230. }
  231. return num;
  232. }
  233. static unsigned int panel_edp_get_display_modes(struct panel_edp *panel,
  234. struct drm_connector *connector)
  235. {
  236. struct drm_display_mode *mode;
  237. unsigned int i, num = 0;
  238. for (i = 0; i < panel->desc->num_modes; i++) {
  239. const struct drm_display_mode *m = &panel->desc->modes[i];
  240. mode = drm_mode_duplicate(connector->dev, m);
  241. if (!mode) {
  242. dev_err(panel->base.dev, "failed to add mode %ux%u@%u\n",
  243. m->hdisplay, m->vdisplay,
  244. drm_mode_vrefresh(m));
  245. continue;
  246. }
  247. mode->type |= DRM_MODE_TYPE_DRIVER;
  248. if (panel->desc->num_modes == 1)
  249. mode->type |= DRM_MODE_TYPE_PREFERRED;
  250. drm_mode_set_name(mode);
  251. drm_mode_probed_add(connector, mode);
  252. num++;
  253. }
  254. return num;
  255. }
  256. static int panel_edp_get_non_edid_modes(struct panel_edp *panel,
  257. struct drm_connector *connector)
  258. {
  259. struct drm_display_mode *mode;
  260. bool has_override = panel->override_mode.type;
  261. unsigned int num = 0;
  262. if (!panel->desc)
  263. return 0;
  264. if (has_override) {
  265. mode = drm_mode_duplicate(connector->dev,
  266. &panel->override_mode);
  267. if (mode) {
  268. drm_mode_probed_add(connector, mode);
  269. num = 1;
  270. } else {
  271. dev_err(panel->base.dev, "failed to add override mode\n");
  272. }
  273. }
  274. /* Only add timings if override was not there or failed to validate */
  275. if (num == 0 && panel->desc->num_timings)
  276. num = panel_edp_get_timings_modes(panel, connector);
  277. /*
  278. * Only add fixed modes if timings/override added no mode.
  279. *
  280. * We should only ever have either the display timings specified
  281. * or a fixed mode. Anything else is rather bogus.
  282. */
  283. WARN_ON(panel->desc->num_timings && panel->desc->num_modes);
  284. if (num == 0)
  285. num = panel_edp_get_display_modes(panel, connector);
  286. connector->display_info.bpc = panel->desc->bpc;
  287. connector->display_info.width_mm = panel->desc->size.width;
  288. connector->display_info.height_mm = panel->desc->size.height;
  289. return num;
  290. }
  291. static void panel_edp_wait(ktime_t start_ktime, unsigned int min_ms)
  292. {
  293. ktime_t now_ktime, min_ktime;
  294. if (!min_ms)
  295. return;
  296. min_ktime = ktime_add(start_ktime, ms_to_ktime(min_ms));
  297. now_ktime = ktime_get();
  298. if (ktime_before(now_ktime, min_ktime))
  299. msleep(ktime_to_ms(ktime_sub(min_ktime, now_ktime)) + 1);
  300. }
  301. static int panel_edp_disable(struct drm_panel *panel)
  302. {
  303. struct panel_edp *p = to_panel_edp(panel);
  304. if (!p->enabled)
  305. return 0;
  306. if (p->desc->delay.disable)
  307. msleep(p->desc->delay.disable);
  308. p->enabled = false;
  309. return 0;
  310. }
  311. static int panel_edp_suspend(struct device *dev)
  312. {
  313. struct panel_edp *p = dev_get_drvdata(dev);
  314. gpiod_set_value_cansleep(p->enable_gpio, 0);
  315. regulator_disable(p->supply);
  316. p->unprepared_time = ktime_get();
  317. return 0;
  318. }
  319. static int panel_edp_unprepare(struct drm_panel *panel)
  320. {
  321. struct panel_edp *p = to_panel_edp(panel);
  322. int ret;
  323. /* Unpreparing when already unprepared is a no-op */
  324. if (!p->prepared)
  325. return 0;
  326. pm_runtime_mark_last_busy(panel->dev);
  327. ret = pm_runtime_put_autosuspend(panel->dev);
  328. if (ret < 0)
  329. return ret;
  330. p->prepared = false;
  331. return 0;
  332. }
  333. static int panel_edp_get_hpd_gpio(struct device *dev, struct panel_edp *p)
  334. {
  335. p->hpd_gpio = devm_gpiod_get_optional(dev, "hpd", GPIOD_IN);
  336. if (IS_ERR(p->hpd_gpio))
  337. return dev_err_probe(dev, PTR_ERR(p->hpd_gpio),
  338. "failed to get 'hpd' GPIO\n");
  339. return 0;
  340. }
  341. static bool panel_edp_can_read_hpd(struct panel_edp *p)
  342. {
  343. return !p->no_hpd && (p->hpd_gpio || (p->aux && p->aux->wait_hpd_asserted));
  344. }
  345. static int panel_edp_prepare_once(struct panel_edp *p)
  346. {
  347. struct device *dev = p->base.dev;
  348. unsigned int delay;
  349. int err;
  350. int hpd_asserted;
  351. unsigned long hpd_wait_us;
  352. panel_edp_wait(p->unprepared_time, p->desc->delay.unprepare);
  353. err = regulator_enable(p->supply);
  354. if (err < 0) {
  355. dev_err(dev, "failed to enable supply: %d\n", err);
  356. return err;
  357. }
  358. gpiod_set_value_cansleep(p->enable_gpio, 1);
  359. delay = p->desc->delay.hpd_reliable;
  360. if (p->no_hpd)
  361. delay = max(delay, p->desc->delay.hpd_absent);
  362. if (delay)
  363. msleep(delay);
  364. if (panel_edp_can_read_hpd(p)) {
  365. if (p->desc->delay.hpd_absent)
  366. hpd_wait_us = p->desc->delay.hpd_absent * 1000UL;
  367. else
  368. hpd_wait_us = 2000000;
  369. if (p->hpd_gpio) {
  370. err = readx_poll_timeout(gpiod_get_value_cansleep,
  371. p->hpd_gpio, hpd_asserted,
  372. hpd_asserted, 1000, hpd_wait_us);
  373. if (hpd_asserted < 0)
  374. err = hpd_asserted;
  375. } else {
  376. err = p->aux->wait_hpd_asserted(p->aux, hpd_wait_us);
  377. }
  378. if (err) {
  379. if (err != -ETIMEDOUT)
  380. dev_err(dev,
  381. "error waiting for hpd GPIO: %d\n", err);
  382. goto error;
  383. }
  384. }
  385. p->prepared_time = ktime_get();
  386. return 0;
  387. error:
  388. gpiod_set_value_cansleep(p->enable_gpio, 0);
  389. regulator_disable(p->supply);
  390. p->unprepared_time = ktime_get();
  391. return err;
  392. }
  393. /*
  394. * Some panels simply don't always come up and need to be power cycled to
  395. * work properly. We'll allow for a handful of retries.
  396. */
  397. #define MAX_PANEL_PREPARE_TRIES 5
  398. static int panel_edp_resume(struct device *dev)
  399. {
  400. struct panel_edp *p = dev_get_drvdata(dev);
  401. int ret;
  402. int try;
  403. for (try = 0; try < MAX_PANEL_PREPARE_TRIES; try++) {
  404. ret = panel_edp_prepare_once(p);
  405. if (ret != -ETIMEDOUT)
  406. break;
  407. }
  408. if (ret == -ETIMEDOUT)
  409. dev_err(dev, "Prepare timeout after %d tries\n", try);
  410. else if (try)
  411. dev_warn(dev, "Prepare needed %d retries\n", try);
  412. return ret;
  413. }
  414. static int panel_edp_prepare(struct drm_panel *panel)
  415. {
  416. struct panel_edp *p = to_panel_edp(panel);
  417. int ret;
  418. /* Preparing when already prepared is a no-op */
  419. if (p->prepared)
  420. return 0;
  421. ret = pm_runtime_get_sync(panel->dev);
  422. if (ret < 0) {
  423. pm_runtime_put_autosuspend(panel->dev);
  424. return ret;
  425. }
  426. p->prepared = true;
  427. return 0;
  428. }
  429. static int panel_edp_enable(struct drm_panel *panel)
  430. {
  431. struct panel_edp *p = to_panel_edp(panel);
  432. unsigned int delay;
  433. if (p->enabled)
  434. return 0;
  435. delay = p->desc->delay.enable;
  436. /*
  437. * If there is a "prepare_to_enable" delay then that's supposed to be
  438. * the delay from HPD going high until we can turn the backlight on.
  439. * However, we can only count this if HPD is readable by the panel
  440. * driver.
  441. *
  442. * If we aren't handling the HPD pin ourselves then the best we
  443. * can do is assume that HPD went high immediately before we were
  444. * called (and link training took zero time). Note that "no-hpd"
  445. * actually counts as handling HPD ourselves since we're doing the
  446. * worst case delay (in prepare) ourselves.
  447. *
  448. * NOTE: if we ever end up in this "if" statement then we're
  449. * guaranteed that the panel_edp_wait() call below will do no delay.
  450. * It already handles that case, though, so we don't need any special
  451. * code for it.
  452. */
  453. if (p->desc->delay.prepare_to_enable &&
  454. !panel_edp_can_read_hpd(p) && !p->no_hpd)
  455. delay = max(delay, p->desc->delay.prepare_to_enable);
  456. if (delay)
  457. msleep(delay);
  458. panel_edp_wait(p->prepared_time, p->desc->delay.prepare_to_enable);
  459. p->enabled = true;
  460. return 0;
  461. }
  462. static int panel_edp_get_modes(struct drm_panel *panel,
  463. struct drm_connector *connector)
  464. {
  465. struct panel_edp *p = to_panel_edp(panel);
  466. int num = 0;
  467. /* probe EDID if a DDC bus is available */
  468. if (p->ddc) {
  469. pm_runtime_get_sync(panel->dev);
  470. if (!p->edid)
  471. p->edid = drm_get_edid(connector, p->ddc);
  472. if (p->edid)
  473. num += drm_add_edid_modes(connector, p->edid);
  474. pm_runtime_mark_last_busy(panel->dev);
  475. pm_runtime_put_autosuspend(panel->dev);
  476. }
  477. /*
  478. * Add hard-coded panel modes. Don't call this if there are no timings
  479. * and no modes (the generic edp-panel case) because it will clobber
  480. * the display_info that was already set by drm_add_edid_modes().
  481. */
  482. if (p->desc->num_timings || p->desc->num_modes)
  483. num += panel_edp_get_non_edid_modes(p, connector);
  484. else if (!num)
  485. dev_warn(p->base.dev, "No display modes\n");
  486. /*
  487. * TODO: Remove once all drm drivers call
  488. * drm_connector_set_orientation_from_panel()
  489. */
  490. drm_connector_set_panel_orientation(connector, p->orientation);
  491. return num;
  492. }
  493. static int panel_edp_get_timings(struct drm_panel *panel,
  494. unsigned int num_timings,
  495. struct display_timing *timings)
  496. {
  497. struct panel_edp *p = to_panel_edp(panel);
  498. unsigned int i;
  499. if (p->desc->num_timings < num_timings)
  500. num_timings = p->desc->num_timings;
  501. if (timings)
  502. for (i = 0; i < num_timings; i++)
  503. timings[i] = p->desc->timings[i];
  504. return p->desc->num_timings;
  505. }
  506. static enum drm_panel_orientation panel_edp_get_orientation(struct drm_panel *panel)
  507. {
  508. struct panel_edp *p = to_panel_edp(panel);
  509. return p->orientation;
  510. }
  511. static int detected_panel_show(struct seq_file *s, void *data)
  512. {
  513. struct drm_panel *panel = s->private;
  514. struct panel_edp *p = to_panel_edp(panel);
  515. if (IS_ERR(p->detected_panel))
  516. seq_puts(s, "UNKNOWN\n");
  517. else if (!p->detected_panel)
  518. seq_puts(s, "HARDCODED\n");
  519. else
  520. seq_printf(s, "%s\n", p->detected_panel->name);
  521. return 0;
  522. }
  523. DEFINE_SHOW_ATTRIBUTE(detected_panel);
  524. static void panel_edp_debugfs_init(struct drm_panel *panel, struct dentry *root)
  525. {
  526. debugfs_create_file("detected_panel", 0600, root, panel, &detected_panel_fops);
  527. }
  528. static const struct drm_panel_funcs panel_edp_funcs = {
  529. .disable = panel_edp_disable,
  530. .unprepare = panel_edp_unprepare,
  531. .prepare = panel_edp_prepare,
  532. .enable = panel_edp_enable,
  533. .get_modes = panel_edp_get_modes,
  534. .get_orientation = panel_edp_get_orientation,
  535. .get_timings = panel_edp_get_timings,
  536. .debugfs_init = panel_edp_debugfs_init,
  537. };
  538. #define PANEL_EDP_BOUNDS_CHECK(to_check, bounds, field) \
  539. (to_check->field.typ >= bounds->field.min && \
  540. to_check->field.typ <= bounds->field.max)
  541. static void panel_edp_parse_panel_timing_node(struct device *dev,
  542. struct panel_edp *panel,
  543. const struct display_timing *ot)
  544. {
  545. const struct panel_desc *desc = panel->desc;
  546. struct videomode vm;
  547. unsigned int i;
  548. if (WARN_ON(desc->num_modes)) {
  549. dev_err(dev, "Reject override mode: panel has a fixed mode\n");
  550. return;
  551. }
  552. if (WARN_ON(!desc->num_timings)) {
  553. dev_err(dev, "Reject override mode: no timings specified\n");
  554. return;
  555. }
  556. for (i = 0; i < panel->desc->num_timings; i++) {
  557. const struct display_timing *dt = &panel->desc->timings[i];
  558. if (!PANEL_EDP_BOUNDS_CHECK(ot, dt, hactive) ||
  559. !PANEL_EDP_BOUNDS_CHECK(ot, dt, hfront_porch) ||
  560. !PANEL_EDP_BOUNDS_CHECK(ot, dt, hback_porch) ||
  561. !PANEL_EDP_BOUNDS_CHECK(ot, dt, hsync_len) ||
  562. !PANEL_EDP_BOUNDS_CHECK(ot, dt, vactive) ||
  563. !PANEL_EDP_BOUNDS_CHECK(ot, dt, vfront_porch) ||
  564. !PANEL_EDP_BOUNDS_CHECK(ot, dt, vback_porch) ||
  565. !PANEL_EDP_BOUNDS_CHECK(ot, dt, vsync_len))
  566. continue;
  567. if (ot->flags != dt->flags)
  568. continue;
  569. videomode_from_timing(ot, &vm);
  570. drm_display_mode_from_videomode(&vm, &panel->override_mode);
  571. panel->override_mode.type |= DRM_MODE_TYPE_DRIVER |
  572. DRM_MODE_TYPE_PREFERRED;
  573. break;
  574. }
  575. if (WARN_ON(!panel->override_mode.type))
  576. dev_err(dev, "Reject override mode: No display_timing found\n");
  577. }
  578. static const struct edp_panel_entry *find_edp_panel(u32 panel_id);
  579. static int generic_edp_panel_probe(struct device *dev, struct panel_edp *panel)
  580. {
  581. struct panel_desc *desc;
  582. u32 panel_id;
  583. char vend[4];
  584. u16 product_id;
  585. u32 reliable_ms = 0;
  586. u32 absent_ms = 0;
  587. int ret;
  588. desc = devm_kzalloc(dev, sizeof(*desc), GFP_KERNEL);
  589. if (!desc)
  590. return -ENOMEM;
  591. panel->desc = desc;
  592. /*
  593. * Read the dts properties for the initial probe. These are used by
  594. * the runtime resume code which will get called by the
  595. * pm_runtime_get_sync() call below.
  596. */
  597. of_property_read_u32(dev->of_node, "hpd-reliable-delay-ms", &reliable_ms);
  598. desc->delay.hpd_reliable = reliable_ms;
  599. of_property_read_u32(dev->of_node, "hpd-absent-delay-ms", &absent_ms);
  600. desc->delay.hpd_absent = absent_ms;
  601. /* Power the panel on so we can read the EDID */
  602. ret = pm_runtime_get_sync(dev);
  603. if (ret < 0) {
  604. dev_err(dev, "Couldn't power on panel to read EDID: %d\n", ret);
  605. goto exit;
  606. }
  607. panel_id = drm_edid_get_panel_id(panel->ddc);
  608. if (!panel_id) {
  609. dev_err(dev, "Couldn't identify panel via EDID\n");
  610. ret = -EIO;
  611. goto exit;
  612. }
  613. drm_edid_decode_panel_id(panel_id, vend, &product_id);
  614. panel->detected_panel = find_edp_panel(panel_id);
  615. /*
  616. * We're using non-optimized timings and want it really obvious that
  617. * someone needs to add an entry to the table, so we'll do a WARN_ON
  618. * splat.
  619. */
  620. if (WARN_ON(!panel->detected_panel)) {
  621. dev_warn(dev,
  622. "Unknown panel %s %#06x, using conservative timings\n",
  623. vend, product_id);
  624. /*
  625. * It's highly likely that the panel will work if we use very
  626. * conservative timings, so let's do that. We already know that
  627. * the HPD-related delays must have worked since we got this
  628. * far, so we really just need the "unprepare" / "enable"
  629. * delays. We don't need "prepare_to_enable" since that
  630. * overlaps the "enable" delay anyway.
  631. *
  632. * Nearly all panels have a "unprepare" delay of 500 ms though
  633. * there are a few with 1000. Let's stick 2000 in just to be
  634. * super conservative.
  635. *
  636. * An "enable" delay of 80 ms seems the most common, but we'll
  637. * throw in 200 ms to be safe.
  638. */
  639. desc->delay.unprepare = 2000;
  640. desc->delay.enable = 200;
  641. panel->detected_panel = ERR_PTR(-EINVAL);
  642. } else {
  643. dev_info(dev, "Detected %s %s (%#06x)\n",
  644. vend, panel->detected_panel->name, product_id);
  645. /* Update the delay; everything else comes from EDID */
  646. desc->delay = *panel->detected_panel->delay;
  647. }
  648. ret = 0;
  649. exit:
  650. pm_runtime_mark_last_busy(dev);
  651. pm_runtime_put_autosuspend(dev);
  652. return ret;
  653. }
  654. static int panel_edp_probe(struct device *dev, const struct panel_desc *desc,
  655. struct drm_dp_aux *aux)
  656. {
  657. struct panel_edp *panel;
  658. struct display_timing dt;
  659. struct device_node *ddc;
  660. int err;
  661. panel = devm_kzalloc(dev, sizeof(*panel), GFP_KERNEL);
  662. if (!panel)
  663. return -ENOMEM;
  664. panel->enabled = false;
  665. panel->prepared_time = 0;
  666. panel->desc = desc;
  667. panel->aux = aux;
  668. panel->no_hpd = of_property_read_bool(dev->of_node, "no-hpd");
  669. if (!panel->no_hpd) {
  670. err = panel_edp_get_hpd_gpio(dev, panel);
  671. if (err)
  672. return err;
  673. }
  674. panel->supply = devm_regulator_get(dev, "power");
  675. if (IS_ERR(panel->supply))
  676. return PTR_ERR(panel->supply);
  677. panel->enable_gpio = devm_gpiod_get_optional(dev, "enable",
  678. GPIOD_OUT_LOW);
  679. if (IS_ERR(panel->enable_gpio))
  680. return dev_err_probe(dev, PTR_ERR(panel->enable_gpio),
  681. "failed to request GPIO\n");
  682. err = of_drm_get_panel_orientation(dev->of_node, &panel->orientation);
  683. if (err) {
  684. dev_err(dev, "%pOF: failed to get orientation %d\n", dev->of_node, err);
  685. return err;
  686. }
  687. ddc = of_parse_phandle(dev->of_node, "ddc-i2c-bus", 0);
  688. if (ddc) {
  689. panel->ddc = of_find_i2c_adapter_by_node(ddc);
  690. of_node_put(ddc);
  691. if (!panel->ddc)
  692. return -EPROBE_DEFER;
  693. } else if (aux) {
  694. panel->ddc = &aux->ddc;
  695. }
  696. if (!of_get_display_timing(dev->of_node, "panel-timing", &dt))
  697. panel_edp_parse_panel_timing_node(dev, panel, &dt);
  698. dev_set_drvdata(dev, panel);
  699. drm_panel_init(&panel->base, dev, &panel_edp_funcs, DRM_MODE_CONNECTOR_eDP);
  700. err = drm_panel_of_backlight(&panel->base);
  701. if (err)
  702. goto err_finished_ddc_init;
  703. /*
  704. * We use runtime PM for prepare / unprepare since those power the panel
  705. * on and off and those can be very slow operations. This is important
  706. * to optimize powering the panel on briefly to read the EDID before
  707. * fully enabling the panel.
  708. */
  709. pm_runtime_enable(dev);
  710. pm_runtime_set_autosuspend_delay(dev, 1000);
  711. pm_runtime_use_autosuspend(dev);
  712. if (of_device_is_compatible(dev->of_node, "edp-panel")) {
  713. err = generic_edp_panel_probe(dev, panel);
  714. if (err) {
  715. dev_err_probe(dev, err,
  716. "Couldn't detect panel nor find a fallback\n");
  717. goto err_finished_pm_runtime;
  718. }
  719. /* generic_edp_panel_probe() replaces desc in the panel */
  720. desc = panel->desc;
  721. } else if (desc->bpc != 6 && desc->bpc != 8 && desc->bpc != 10) {
  722. dev_warn(dev, "Expected bpc in {6,8,10} but got: %u\n", desc->bpc);
  723. }
  724. if (!panel->base.backlight && panel->aux) {
  725. pm_runtime_get_sync(dev);
  726. err = drm_panel_dp_aux_backlight(&panel->base, panel->aux);
  727. pm_runtime_mark_last_busy(dev);
  728. pm_runtime_put_autosuspend(dev);
  729. if (err)
  730. goto err_finished_pm_runtime;
  731. }
  732. drm_panel_add(&panel->base);
  733. return 0;
  734. err_finished_pm_runtime:
  735. pm_runtime_dont_use_autosuspend(dev);
  736. pm_runtime_disable(dev);
  737. err_finished_ddc_init:
  738. if (panel->ddc && (!panel->aux || panel->ddc != &panel->aux->ddc))
  739. put_device(&panel->ddc->dev);
  740. return err;
  741. }
  742. static int panel_edp_remove(struct device *dev)
  743. {
  744. struct panel_edp *panel = dev_get_drvdata(dev);
  745. drm_panel_remove(&panel->base);
  746. drm_panel_disable(&panel->base);
  747. drm_panel_unprepare(&panel->base);
  748. pm_runtime_dont_use_autosuspend(dev);
  749. pm_runtime_disable(dev);
  750. if (panel->ddc && (!panel->aux || panel->ddc != &panel->aux->ddc))
  751. put_device(&panel->ddc->dev);
  752. kfree(panel->edid);
  753. panel->edid = NULL;
  754. return 0;
  755. }
  756. static void panel_edp_shutdown(struct device *dev)
  757. {
  758. struct panel_edp *panel = dev_get_drvdata(dev);
  759. drm_panel_disable(&panel->base);
  760. drm_panel_unprepare(&panel->base);
  761. }
  762. static const struct display_timing auo_b101ean01_timing = {
  763. .pixelclock = { 65300000, 72500000, 75000000 },
  764. .hactive = { 1280, 1280, 1280 },
  765. .hfront_porch = { 18, 119, 119 },
  766. .hback_porch = { 21, 21, 21 },
  767. .hsync_len = { 32, 32, 32 },
  768. .vactive = { 800, 800, 800 },
  769. .vfront_porch = { 4, 4, 4 },
  770. .vback_porch = { 8, 8, 8 },
  771. .vsync_len = { 18, 20, 20 },
  772. };
  773. static const struct panel_desc auo_b101ean01 = {
  774. .timings = &auo_b101ean01_timing,
  775. .num_timings = 1,
  776. .bpc = 6,
  777. .size = {
  778. .width = 217,
  779. .height = 136,
  780. },
  781. };
  782. static const struct drm_display_mode auo_b116xak01_mode = {
  783. .clock = 69300,
  784. .hdisplay = 1366,
  785. .hsync_start = 1366 + 48,
  786. .hsync_end = 1366 + 48 + 32,
  787. .htotal = 1366 + 48 + 32 + 10,
  788. .vdisplay = 768,
  789. .vsync_start = 768 + 4,
  790. .vsync_end = 768 + 4 + 6,
  791. .vtotal = 768 + 4 + 6 + 15,
  792. .flags = DRM_MODE_FLAG_NVSYNC | DRM_MODE_FLAG_NHSYNC,
  793. };
  794. static const struct panel_desc auo_b116xak01 = {
  795. .modes = &auo_b116xak01_mode,
  796. .num_modes = 1,
  797. .bpc = 6,
  798. .size = {
  799. .width = 256,
  800. .height = 144,
  801. },
  802. .delay = {
  803. .hpd_absent = 200,
  804. },
  805. };
  806. static const struct drm_display_mode auo_b116xw03_mode = {
  807. .clock = 70589,
  808. .hdisplay = 1366,
  809. .hsync_start = 1366 + 40,
  810. .hsync_end = 1366 + 40 + 40,
  811. .htotal = 1366 + 40 + 40 + 32,
  812. .vdisplay = 768,
  813. .vsync_start = 768 + 10,
  814. .vsync_end = 768 + 10 + 12,
  815. .vtotal = 768 + 10 + 12 + 6,
  816. .flags = DRM_MODE_FLAG_NVSYNC | DRM_MODE_FLAG_NHSYNC,
  817. };
  818. static const struct panel_desc auo_b116xw03 = {
  819. .modes = &auo_b116xw03_mode,
  820. .num_modes = 1,
  821. .bpc = 6,
  822. .size = {
  823. .width = 256,
  824. .height = 144,
  825. },
  826. .delay = {
  827. .enable = 400,
  828. },
  829. };
  830. static const struct drm_display_mode auo_b133han05_mode = {
  831. .clock = 142600,
  832. .hdisplay = 1920,
  833. .hsync_start = 1920 + 58,
  834. .hsync_end = 1920 + 58 + 42,
  835. .htotal = 1920 + 58 + 42 + 60,
  836. .vdisplay = 1080,
  837. .vsync_start = 1080 + 3,
  838. .vsync_end = 1080 + 3 + 5,
  839. .vtotal = 1080 + 3 + 5 + 54,
  840. };
  841. static const struct panel_desc auo_b133han05 = {
  842. .modes = &auo_b133han05_mode,
  843. .num_modes = 1,
  844. .bpc = 8,
  845. .size = {
  846. .width = 293,
  847. .height = 165,
  848. },
  849. .delay = {
  850. .hpd_reliable = 100,
  851. .enable = 20,
  852. .unprepare = 50,
  853. },
  854. };
  855. static const struct drm_display_mode auo_b133htn01_mode = {
  856. .clock = 150660,
  857. .hdisplay = 1920,
  858. .hsync_start = 1920 + 172,
  859. .hsync_end = 1920 + 172 + 80,
  860. .htotal = 1920 + 172 + 80 + 60,
  861. .vdisplay = 1080,
  862. .vsync_start = 1080 + 25,
  863. .vsync_end = 1080 + 25 + 10,
  864. .vtotal = 1080 + 25 + 10 + 10,
  865. };
  866. static const struct panel_desc auo_b133htn01 = {
  867. .modes = &auo_b133htn01_mode,
  868. .num_modes = 1,
  869. .bpc = 6,
  870. .size = {
  871. .width = 293,
  872. .height = 165,
  873. },
  874. .delay = {
  875. .hpd_reliable = 105,
  876. .enable = 20,
  877. .unprepare = 50,
  878. },
  879. };
  880. static const struct drm_display_mode auo_b133xtn01_mode = {
  881. .clock = 69500,
  882. .hdisplay = 1366,
  883. .hsync_start = 1366 + 48,
  884. .hsync_end = 1366 + 48 + 32,
  885. .htotal = 1366 + 48 + 32 + 20,
  886. .vdisplay = 768,
  887. .vsync_start = 768 + 3,
  888. .vsync_end = 768 + 3 + 6,
  889. .vtotal = 768 + 3 + 6 + 13,
  890. };
  891. static const struct panel_desc auo_b133xtn01 = {
  892. .modes = &auo_b133xtn01_mode,
  893. .num_modes = 1,
  894. .bpc = 6,
  895. .size = {
  896. .width = 293,
  897. .height = 165,
  898. },
  899. };
  900. static const struct drm_display_mode auo_b140han06_mode = {
  901. .clock = 141000,
  902. .hdisplay = 1920,
  903. .hsync_start = 1920 + 16,
  904. .hsync_end = 1920 + 16 + 16,
  905. .htotal = 1920 + 16 + 16 + 152,
  906. .vdisplay = 1080,
  907. .vsync_start = 1080 + 3,
  908. .vsync_end = 1080 + 3 + 14,
  909. .vtotal = 1080 + 3 + 14 + 19,
  910. };
  911. static const struct panel_desc auo_b140han06 = {
  912. .modes = &auo_b140han06_mode,
  913. .num_modes = 1,
  914. .bpc = 8,
  915. .size = {
  916. .width = 309,
  917. .height = 174,
  918. },
  919. .delay = {
  920. .hpd_reliable = 100,
  921. .enable = 20,
  922. .unprepare = 50,
  923. },
  924. };
  925. static const struct drm_display_mode boe_nv101wxmn51_modes[] = {
  926. {
  927. .clock = 71900,
  928. .hdisplay = 1280,
  929. .hsync_start = 1280 + 48,
  930. .hsync_end = 1280 + 48 + 32,
  931. .htotal = 1280 + 48 + 32 + 80,
  932. .vdisplay = 800,
  933. .vsync_start = 800 + 3,
  934. .vsync_end = 800 + 3 + 5,
  935. .vtotal = 800 + 3 + 5 + 24,
  936. },
  937. {
  938. .clock = 57500,
  939. .hdisplay = 1280,
  940. .hsync_start = 1280 + 48,
  941. .hsync_end = 1280 + 48 + 32,
  942. .htotal = 1280 + 48 + 32 + 80,
  943. .vdisplay = 800,
  944. .vsync_start = 800 + 3,
  945. .vsync_end = 800 + 3 + 5,
  946. .vtotal = 800 + 3 + 5 + 24,
  947. },
  948. };
  949. static const struct panel_desc boe_nv101wxmn51 = {
  950. .modes = boe_nv101wxmn51_modes,
  951. .num_modes = ARRAY_SIZE(boe_nv101wxmn51_modes),
  952. .bpc = 8,
  953. .size = {
  954. .width = 217,
  955. .height = 136,
  956. },
  957. .delay = {
  958. /* TODO: should be hpd-absent and no-hpd should be set? */
  959. .hpd_reliable = 210,
  960. .enable = 50,
  961. .unprepare = 160,
  962. },
  963. };
  964. static const struct drm_display_mode boe_nv110wtm_n61_modes[] = {
  965. {
  966. .clock = 207800,
  967. .hdisplay = 2160,
  968. .hsync_start = 2160 + 48,
  969. .hsync_end = 2160 + 48 + 32,
  970. .htotal = 2160 + 48 + 32 + 100,
  971. .vdisplay = 1440,
  972. .vsync_start = 1440 + 3,
  973. .vsync_end = 1440 + 3 + 6,
  974. .vtotal = 1440 + 3 + 6 + 31,
  975. .flags = DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_NVSYNC,
  976. },
  977. {
  978. .clock = 138500,
  979. .hdisplay = 2160,
  980. .hsync_start = 2160 + 48,
  981. .hsync_end = 2160 + 48 + 32,
  982. .htotal = 2160 + 48 + 32 + 100,
  983. .vdisplay = 1440,
  984. .vsync_start = 1440 + 3,
  985. .vsync_end = 1440 + 3 + 6,
  986. .vtotal = 1440 + 3 + 6 + 31,
  987. .flags = DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_NVSYNC,
  988. },
  989. };
  990. static const struct panel_desc boe_nv110wtm_n61 = {
  991. .modes = boe_nv110wtm_n61_modes,
  992. .num_modes = ARRAY_SIZE(boe_nv110wtm_n61_modes),
  993. .bpc = 8,
  994. .size = {
  995. .width = 233,
  996. .height = 155,
  997. },
  998. .delay = {
  999. .hpd_absent = 200,
  1000. .prepare_to_enable = 80,
  1001. .enable = 50,
  1002. .unprepare = 500,
  1003. },
  1004. };
  1005. /* Also used for boe_nv133fhm_n62 */
  1006. static const struct drm_display_mode boe_nv133fhm_n61_modes = {
  1007. .clock = 147840,
  1008. .hdisplay = 1920,
  1009. .hsync_start = 1920 + 48,
  1010. .hsync_end = 1920 + 48 + 32,
  1011. .htotal = 1920 + 48 + 32 + 200,
  1012. .vdisplay = 1080,
  1013. .vsync_start = 1080 + 3,
  1014. .vsync_end = 1080 + 3 + 6,
  1015. .vtotal = 1080 + 3 + 6 + 31,
  1016. .flags = DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_NVSYNC,
  1017. };
  1018. /* Also used for boe_nv133fhm_n62 */
  1019. static const struct panel_desc boe_nv133fhm_n61 = {
  1020. .modes = &boe_nv133fhm_n61_modes,
  1021. .num_modes = 1,
  1022. .bpc = 6,
  1023. .size = {
  1024. .width = 294,
  1025. .height = 165,
  1026. },
  1027. .delay = {
  1028. /*
  1029. * When power is first given to the panel there's a short
  1030. * spike on the HPD line. It was explained that this spike
  1031. * was until the TCON data download was complete. On
  1032. * one system this was measured at 8 ms. We'll put 15 ms
  1033. * in the prepare delay just to be safe. That means:
  1034. * - If HPD isn't hooked up you still have 200 ms delay.
  1035. * - If HPD is hooked up we won't try to look at it for the
  1036. * first 15 ms.
  1037. */
  1038. .hpd_reliable = 15,
  1039. .hpd_absent = 200,
  1040. .unprepare = 500,
  1041. },
  1042. };
  1043. static const struct drm_display_mode boe_nv140fhmn49_modes[] = {
  1044. {
  1045. .clock = 148500,
  1046. .hdisplay = 1920,
  1047. .hsync_start = 1920 + 48,
  1048. .hsync_end = 1920 + 48 + 32,
  1049. .htotal = 2200,
  1050. .vdisplay = 1080,
  1051. .vsync_start = 1080 + 3,
  1052. .vsync_end = 1080 + 3 + 5,
  1053. .vtotal = 1125,
  1054. },
  1055. };
  1056. static const struct panel_desc boe_nv140fhmn49 = {
  1057. .modes = boe_nv140fhmn49_modes,
  1058. .num_modes = ARRAY_SIZE(boe_nv140fhmn49_modes),
  1059. .bpc = 6,
  1060. .size = {
  1061. .width = 309,
  1062. .height = 174,
  1063. },
  1064. .delay = {
  1065. /* TODO: should be hpd-absent and no-hpd should be set? */
  1066. .hpd_reliable = 210,
  1067. .enable = 50,
  1068. .unprepare = 160,
  1069. },
  1070. };
  1071. static const struct drm_display_mode innolux_n116bca_ea1_mode = {
  1072. .clock = 76420,
  1073. .hdisplay = 1366,
  1074. .hsync_start = 1366 + 136,
  1075. .hsync_end = 1366 + 136 + 30,
  1076. .htotal = 1366 + 136 + 30 + 60,
  1077. .vdisplay = 768,
  1078. .vsync_start = 768 + 8,
  1079. .vsync_end = 768 + 8 + 12,
  1080. .vtotal = 768 + 8 + 12 + 12,
  1081. .flags = DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC,
  1082. };
  1083. static const struct panel_desc innolux_n116bca_ea1 = {
  1084. .modes = &innolux_n116bca_ea1_mode,
  1085. .num_modes = 1,
  1086. .bpc = 6,
  1087. .size = {
  1088. .width = 256,
  1089. .height = 144,
  1090. },
  1091. .delay = {
  1092. .hpd_absent = 200,
  1093. .enable = 80,
  1094. .disable = 50,
  1095. .unprepare = 500,
  1096. },
  1097. };
  1098. /*
  1099. * Datasheet specifies that at 60 Hz refresh rate:
  1100. * - total horizontal time: { 1506, 1592, 1716 }
  1101. * - total vertical time: { 788, 800, 868 }
  1102. *
  1103. * ...but doesn't go into exactly how that should be split into a front
  1104. * porch, back porch, or sync length. For now we'll leave a single setting
  1105. * here which allows a bit of tweaking of the pixel clock at the expense of
  1106. * refresh rate.
  1107. */
  1108. static const struct display_timing innolux_n116bge_timing = {
  1109. .pixelclock = { 72600000, 76420000, 80240000 },
  1110. .hactive = { 1366, 1366, 1366 },
  1111. .hfront_porch = { 136, 136, 136 },
  1112. .hback_porch = { 60, 60, 60 },
  1113. .hsync_len = { 30, 30, 30 },
  1114. .vactive = { 768, 768, 768 },
  1115. .vfront_porch = { 8, 8, 8 },
  1116. .vback_porch = { 12, 12, 12 },
  1117. .vsync_len = { 12, 12, 12 },
  1118. .flags = DISPLAY_FLAGS_VSYNC_LOW | DISPLAY_FLAGS_HSYNC_LOW,
  1119. };
  1120. static const struct panel_desc innolux_n116bge = {
  1121. .timings = &innolux_n116bge_timing,
  1122. .num_timings = 1,
  1123. .bpc = 6,
  1124. .size = {
  1125. .width = 256,
  1126. .height = 144,
  1127. },
  1128. };
  1129. static const struct drm_display_mode innolux_n125hce_gn1_mode = {
  1130. .clock = 162000,
  1131. .hdisplay = 1920,
  1132. .hsync_start = 1920 + 40,
  1133. .hsync_end = 1920 + 40 + 40,
  1134. .htotal = 1920 + 40 + 40 + 80,
  1135. .vdisplay = 1080,
  1136. .vsync_start = 1080 + 4,
  1137. .vsync_end = 1080 + 4 + 4,
  1138. .vtotal = 1080 + 4 + 4 + 24,
  1139. };
  1140. static const struct panel_desc innolux_n125hce_gn1 = {
  1141. .modes = &innolux_n125hce_gn1_mode,
  1142. .num_modes = 1,
  1143. .bpc = 8,
  1144. .size = {
  1145. .width = 276,
  1146. .height = 155,
  1147. },
  1148. };
  1149. static const struct drm_display_mode innolux_p120zdg_bf1_mode = {
  1150. .clock = 206016,
  1151. .hdisplay = 2160,
  1152. .hsync_start = 2160 + 48,
  1153. .hsync_end = 2160 + 48 + 32,
  1154. .htotal = 2160 + 48 + 32 + 80,
  1155. .vdisplay = 1440,
  1156. .vsync_start = 1440 + 3,
  1157. .vsync_end = 1440 + 3 + 10,
  1158. .vtotal = 1440 + 3 + 10 + 27,
  1159. .flags = DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC,
  1160. };
  1161. static const struct panel_desc innolux_p120zdg_bf1 = {
  1162. .modes = &innolux_p120zdg_bf1_mode,
  1163. .num_modes = 1,
  1164. .bpc = 8,
  1165. .size = {
  1166. .width = 254,
  1167. .height = 169,
  1168. },
  1169. .delay = {
  1170. .hpd_absent = 200,
  1171. .unprepare = 500,
  1172. },
  1173. };
  1174. static const struct drm_display_mode ivo_m133nwf4_r0_mode = {
  1175. .clock = 138778,
  1176. .hdisplay = 1920,
  1177. .hsync_start = 1920 + 24,
  1178. .hsync_end = 1920 + 24 + 48,
  1179. .htotal = 1920 + 24 + 48 + 88,
  1180. .vdisplay = 1080,
  1181. .vsync_start = 1080 + 3,
  1182. .vsync_end = 1080 + 3 + 12,
  1183. .vtotal = 1080 + 3 + 12 + 17,
  1184. .flags = DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC,
  1185. };
  1186. static const struct panel_desc ivo_m133nwf4_r0 = {
  1187. .modes = &ivo_m133nwf4_r0_mode,
  1188. .num_modes = 1,
  1189. .bpc = 8,
  1190. .size = {
  1191. .width = 294,
  1192. .height = 165,
  1193. },
  1194. .delay = {
  1195. .hpd_absent = 200,
  1196. .unprepare = 500,
  1197. },
  1198. };
  1199. static const struct drm_display_mode kingdisplay_kd116n21_30nv_a010_mode = {
  1200. .clock = 81000,
  1201. .hdisplay = 1366,
  1202. .hsync_start = 1366 + 40,
  1203. .hsync_end = 1366 + 40 + 32,
  1204. .htotal = 1366 + 40 + 32 + 62,
  1205. .vdisplay = 768,
  1206. .vsync_start = 768 + 5,
  1207. .vsync_end = 768 + 5 + 5,
  1208. .vtotal = 768 + 5 + 5 + 122,
  1209. .flags = DRM_MODE_FLAG_NVSYNC | DRM_MODE_FLAG_NHSYNC,
  1210. };
  1211. static const struct panel_desc kingdisplay_kd116n21_30nv_a010 = {
  1212. .modes = &kingdisplay_kd116n21_30nv_a010_mode,
  1213. .num_modes = 1,
  1214. .bpc = 6,
  1215. .size = {
  1216. .width = 256,
  1217. .height = 144,
  1218. },
  1219. .delay = {
  1220. .hpd_absent = 200,
  1221. },
  1222. };
  1223. static const struct drm_display_mode lg_lp079qx1_sp0v_mode = {
  1224. .clock = 200000,
  1225. .hdisplay = 1536,
  1226. .hsync_start = 1536 + 12,
  1227. .hsync_end = 1536 + 12 + 16,
  1228. .htotal = 1536 + 12 + 16 + 48,
  1229. .vdisplay = 2048,
  1230. .vsync_start = 2048 + 8,
  1231. .vsync_end = 2048 + 8 + 4,
  1232. .vtotal = 2048 + 8 + 4 + 8,
  1233. .flags = DRM_MODE_FLAG_NVSYNC | DRM_MODE_FLAG_NHSYNC,
  1234. };
  1235. static const struct panel_desc lg_lp079qx1_sp0v = {
  1236. .modes = &lg_lp079qx1_sp0v_mode,
  1237. .num_modes = 1,
  1238. .size = {
  1239. .width = 129,
  1240. .height = 171,
  1241. },
  1242. };
  1243. static const struct drm_display_mode lg_lp097qx1_spa1_mode = {
  1244. .clock = 205210,
  1245. .hdisplay = 2048,
  1246. .hsync_start = 2048 + 150,
  1247. .hsync_end = 2048 + 150 + 5,
  1248. .htotal = 2048 + 150 + 5 + 5,
  1249. .vdisplay = 1536,
  1250. .vsync_start = 1536 + 3,
  1251. .vsync_end = 1536 + 3 + 1,
  1252. .vtotal = 1536 + 3 + 1 + 9,
  1253. };
  1254. static const struct panel_desc lg_lp097qx1_spa1 = {
  1255. .modes = &lg_lp097qx1_spa1_mode,
  1256. .num_modes = 1,
  1257. .size = {
  1258. .width = 208,
  1259. .height = 147,
  1260. },
  1261. };
  1262. static const struct drm_display_mode lg_lp120up1_mode = {
  1263. .clock = 162300,
  1264. .hdisplay = 1920,
  1265. .hsync_start = 1920 + 40,
  1266. .hsync_end = 1920 + 40 + 40,
  1267. .htotal = 1920 + 40 + 40 + 80,
  1268. .vdisplay = 1280,
  1269. .vsync_start = 1280 + 4,
  1270. .vsync_end = 1280 + 4 + 4,
  1271. .vtotal = 1280 + 4 + 4 + 12,
  1272. };
  1273. static const struct panel_desc lg_lp120up1 = {
  1274. .modes = &lg_lp120up1_mode,
  1275. .num_modes = 1,
  1276. .bpc = 8,
  1277. .size = {
  1278. .width = 267,
  1279. .height = 183,
  1280. },
  1281. };
  1282. static const struct drm_display_mode lg_lp129qe_mode = {
  1283. .clock = 285250,
  1284. .hdisplay = 2560,
  1285. .hsync_start = 2560 + 48,
  1286. .hsync_end = 2560 + 48 + 32,
  1287. .htotal = 2560 + 48 + 32 + 80,
  1288. .vdisplay = 1700,
  1289. .vsync_start = 1700 + 3,
  1290. .vsync_end = 1700 + 3 + 10,
  1291. .vtotal = 1700 + 3 + 10 + 36,
  1292. };
  1293. static const struct panel_desc lg_lp129qe = {
  1294. .modes = &lg_lp129qe_mode,
  1295. .num_modes = 1,
  1296. .bpc = 8,
  1297. .size = {
  1298. .width = 272,
  1299. .height = 181,
  1300. },
  1301. };
  1302. static const struct drm_display_mode neweast_wjfh116008a_modes[] = {
  1303. {
  1304. .clock = 138500,
  1305. .hdisplay = 1920,
  1306. .hsync_start = 1920 + 48,
  1307. .hsync_end = 1920 + 48 + 32,
  1308. .htotal = 1920 + 48 + 32 + 80,
  1309. .vdisplay = 1080,
  1310. .vsync_start = 1080 + 3,
  1311. .vsync_end = 1080 + 3 + 5,
  1312. .vtotal = 1080 + 3 + 5 + 23,
  1313. .flags = DRM_MODE_FLAG_NVSYNC | DRM_MODE_FLAG_NHSYNC,
  1314. }, {
  1315. .clock = 110920,
  1316. .hdisplay = 1920,
  1317. .hsync_start = 1920 + 48,
  1318. .hsync_end = 1920 + 48 + 32,
  1319. .htotal = 1920 + 48 + 32 + 80,
  1320. .vdisplay = 1080,
  1321. .vsync_start = 1080 + 3,
  1322. .vsync_end = 1080 + 3 + 5,
  1323. .vtotal = 1080 + 3 + 5 + 23,
  1324. .flags = DRM_MODE_FLAG_NVSYNC | DRM_MODE_FLAG_NHSYNC,
  1325. }
  1326. };
  1327. static const struct panel_desc neweast_wjfh116008a = {
  1328. .modes = neweast_wjfh116008a_modes,
  1329. .num_modes = 2,
  1330. .bpc = 6,
  1331. .size = {
  1332. .width = 260,
  1333. .height = 150,
  1334. },
  1335. .delay = {
  1336. .hpd_reliable = 110,
  1337. .enable = 20,
  1338. .unprepare = 500,
  1339. },
  1340. };
  1341. static const struct drm_display_mode samsung_lsn122dl01_c01_mode = {
  1342. .clock = 271560,
  1343. .hdisplay = 2560,
  1344. .hsync_start = 2560 + 48,
  1345. .hsync_end = 2560 + 48 + 32,
  1346. .htotal = 2560 + 48 + 32 + 80,
  1347. .vdisplay = 1600,
  1348. .vsync_start = 1600 + 2,
  1349. .vsync_end = 1600 + 2 + 5,
  1350. .vtotal = 1600 + 2 + 5 + 57,
  1351. };
  1352. static const struct panel_desc samsung_lsn122dl01_c01 = {
  1353. .modes = &samsung_lsn122dl01_c01_mode,
  1354. .num_modes = 1,
  1355. .size = {
  1356. .width = 263,
  1357. .height = 164,
  1358. },
  1359. };
  1360. static const struct drm_display_mode samsung_ltn140at29_301_mode = {
  1361. .clock = 76300,
  1362. .hdisplay = 1366,
  1363. .hsync_start = 1366 + 64,
  1364. .hsync_end = 1366 + 64 + 48,
  1365. .htotal = 1366 + 64 + 48 + 128,
  1366. .vdisplay = 768,
  1367. .vsync_start = 768 + 2,
  1368. .vsync_end = 768 + 2 + 5,
  1369. .vtotal = 768 + 2 + 5 + 17,
  1370. };
  1371. static const struct panel_desc samsung_ltn140at29_301 = {
  1372. .modes = &samsung_ltn140at29_301_mode,
  1373. .num_modes = 1,
  1374. .bpc = 6,
  1375. .size = {
  1376. .width = 320,
  1377. .height = 187,
  1378. },
  1379. };
  1380. static const struct drm_display_mode sharp_ld_d5116z01b_mode = {
  1381. .clock = 168480,
  1382. .hdisplay = 1920,
  1383. .hsync_start = 1920 + 48,
  1384. .hsync_end = 1920 + 48 + 32,
  1385. .htotal = 1920 + 48 + 32 + 80,
  1386. .vdisplay = 1280,
  1387. .vsync_start = 1280 + 3,
  1388. .vsync_end = 1280 + 3 + 10,
  1389. .vtotal = 1280 + 3 + 10 + 57,
  1390. .flags = DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC,
  1391. };
  1392. static const struct panel_desc sharp_ld_d5116z01b = {
  1393. .modes = &sharp_ld_d5116z01b_mode,
  1394. .num_modes = 1,
  1395. .bpc = 8,
  1396. .size = {
  1397. .width = 260,
  1398. .height = 120,
  1399. },
  1400. };
  1401. static const struct display_timing sharp_lq123p1jx31_timing = {
  1402. .pixelclock = { 252750000, 252750000, 266604720 },
  1403. .hactive = { 2400, 2400, 2400 },
  1404. .hfront_porch = { 48, 48, 48 },
  1405. .hback_porch = { 80, 80, 84 },
  1406. .hsync_len = { 32, 32, 32 },
  1407. .vactive = { 1600, 1600, 1600 },
  1408. .vfront_porch = { 3, 3, 3 },
  1409. .vback_porch = { 33, 33, 120 },
  1410. .vsync_len = { 10, 10, 10 },
  1411. .flags = DISPLAY_FLAGS_VSYNC_LOW | DISPLAY_FLAGS_HSYNC_LOW,
  1412. };
  1413. static const struct panel_desc sharp_lq123p1jx31 = {
  1414. .timings = &sharp_lq123p1jx31_timing,
  1415. .num_timings = 1,
  1416. .bpc = 8,
  1417. .size = {
  1418. .width = 259,
  1419. .height = 173,
  1420. },
  1421. .delay = {
  1422. .hpd_reliable = 110,
  1423. .enable = 50,
  1424. .unprepare = 550,
  1425. },
  1426. };
  1427. static const struct drm_display_mode sharp_lq140m1jw46_mode[] = {
  1428. {
  1429. .clock = 346500,
  1430. .hdisplay = 1920,
  1431. .hsync_start = 1920 + 48,
  1432. .hsync_end = 1920 + 48 + 32,
  1433. .htotal = 1920 + 48 + 32 + 80,
  1434. .vdisplay = 1080,
  1435. .vsync_start = 1080 + 3,
  1436. .vsync_end = 1080 + 3 + 5,
  1437. .vtotal = 1080 + 3 + 5 + 69,
  1438. .flags = DRM_MODE_FLAG_NVSYNC | DRM_MODE_FLAG_NHSYNC,
  1439. }, {
  1440. .clock = 144370,
  1441. .hdisplay = 1920,
  1442. .hsync_start = 1920 + 48,
  1443. .hsync_end = 1920 + 48 + 32,
  1444. .htotal = 1920 + 48 + 32 + 80,
  1445. .vdisplay = 1080,
  1446. .vsync_start = 1080 + 3,
  1447. .vsync_end = 1080 + 3 + 5,
  1448. .vtotal = 1080 + 3 + 5 + 69,
  1449. .flags = DRM_MODE_FLAG_NVSYNC | DRM_MODE_FLAG_NHSYNC,
  1450. },
  1451. };
  1452. static const struct panel_desc sharp_lq140m1jw46 = {
  1453. .modes = sharp_lq140m1jw46_mode,
  1454. .num_modes = ARRAY_SIZE(sharp_lq140m1jw46_mode),
  1455. .bpc = 8,
  1456. .size = {
  1457. .width = 309,
  1458. .height = 174,
  1459. },
  1460. .delay = {
  1461. .hpd_absent = 80,
  1462. .enable = 50,
  1463. .unprepare = 500,
  1464. },
  1465. };
  1466. static const struct drm_display_mode starry_kr122ea0sra_mode = {
  1467. .clock = 147000,
  1468. .hdisplay = 1920,
  1469. .hsync_start = 1920 + 16,
  1470. .hsync_end = 1920 + 16 + 16,
  1471. .htotal = 1920 + 16 + 16 + 32,
  1472. .vdisplay = 1200,
  1473. .vsync_start = 1200 + 15,
  1474. .vsync_end = 1200 + 15 + 2,
  1475. .vtotal = 1200 + 15 + 2 + 18,
  1476. .flags = DRM_MODE_FLAG_NVSYNC | DRM_MODE_FLAG_NHSYNC,
  1477. };
  1478. static const struct panel_desc starry_kr122ea0sra = {
  1479. .modes = &starry_kr122ea0sra_mode,
  1480. .num_modes = 1,
  1481. .size = {
  1482. .width = 263,
  1483. .height = 164,
  1484. },
  1485. .delay = {
  1486. /* TODO: should be hpd-absent and no-hpd should be set? */
  1487. .hpd_reliable = 10 + 200,
  1488. .enable = 50,
  1489. .unprepare = 10 + 500,
  1490. },
  1491. };
  1492. static const struct of_device_id platform_of_match[] = {
  1493. {
  1494. /* Must be first */
  1495. .compatible = "edp-panel",
  1496. }, {
  1497. .compatible = "auo,b101ean01",
  1498. .data = &auo_b101ean01,
  1499. }, {
  1500. .compatible = "auo,b116xa01",
  1501. .data = &auo_b116xak01,
  1502. }, {
  1503. .compatible = "auo,b116xw03",
  1504. .data = &auo_b116xw03,
  1505. }, {
  1506. .compatible = "auo,b133han05",
  1507. .data = &auo_b133han05,
  1508. }, {
  1509. .compatible = "auo,b133htn01",
  1510. .data = &auo_b133htn01,
  1511. }, {
  1512. .compatible = "auo,b133xtn01",
  1513. .data = &auo_b133xtn01,
  1514. }, {
  1515. .compatible = "auo,b140han06",
  1516. .data = &auo_b140han06,
  1517. }, {
  1518. .compatible = "boe,nv101wxmn51",
  1519. .data = &boe_nv101wxmn51,
  1520. }, {
  1521. .compatible = "boe,nv110wtm-n61",
  1522. .data = &boe_nv110wtm_n61,
  1523. }, {
  1524. .compatible = "boe,nv133fhm-n61",
  1525. .data = &boe_nv133fhm_n61,
  1526. }, {
  1527. .compatible = "boe,nv133fhm-n62",
  1528. .data = &boe_nv133fhm_n61,
  1529. }, {
  1530. .compatible = "boe,nv140fhmn49",
  1531. .data = &boe_nv140fhmn49,
  1532. }, {
  1533. .compatible = "innolux,n116bca-ea1",
  1534. .data = &innolux_n116bca_ea1,
  1535. }, {
  1536. .compatible = "innolux,n116bge",
  1537. .data = &innolux_n116bge,
  1538. }, {
  1539. .compatible = "innolux,n125hce-gn1",
  1540. .data = &innolux_n125hce_gn1,
  1541. }, {
  1542. .compatible = "innolux,p120zdg-bf1",
  1543. .data = &innolux_p120zdg_bf1,
  1544. }, {
  1545. .compatible = "ivo,m133nwf4-r0",
  1546. .data = &ivo_m133nwf4_r0,
  1547. }, {
  1548. .compatible = "kingdisplay,kd116n21-30nv-a010",
  1549. .data = &kingdisplay_kd116n21_30nv_a010,
  1550. }, {
  1551. .compatible = "lg,lp079qx1-sp0v",
  1552. .data = &lg_lp079qx1_sp0v,
  1553. }, {
  1554. .compatible = "lg,lp097qx1-spa1",
  1555. .data = &lg_lp097qx1_spa1,
  1556. }, {
  1557. .compatible = "lg,lp120up1",
  1558. .data = &lg_lp120up1,
  1559. }, {
  1560. .compatible = "lg,lp129qe",
  1561. .data = &lg_lp129qe,
  1562. }, {
  1563. .compatible = "neweast,wjfh116008a",
  1564. .data = &neweast_wjfh116008a,
  1565. }, {
  1566. .compatible = "samsung,lsn122dl01-c01",
  1567. .data = &samsung_lsn122dl01_c01,
  1568. }, {
  1569. .compatible = "samsung,ltn140at29-301",
  1570. .data = &samsung_ltn140at29_301,
  1571. }, {
  1572. .compatible = "sharp,ld-d5116z01b",
  1573. .data = &sharp_ld_d5116z01b,
  1574. }, {
  1575. .compatible = "sharp,lq123p1jx31",
  1576. .data = &sharp_lq123p1jx31,
  1577. }, {
  1578. .compatible = "sharp,lq140m1jw46",
  1579. .data = &sharp_lq140m1jw46,
  1580. }, {
  1581. .compatible = "starry,kr122ea0sra",
  1582. .data = &starry_kr122ea0sra,
  1583. }, {
  1584. /* sentinel */
  1585. }
  1586. };
  1587. MODULE_DEVICE_TABLE(of, platform_of_match);
  1588. static const struct panel_delay delay_200_500_p2e80 = {
  1589. .hpd_absent = 200,
  1590. .unprepare = 500,
  1591. .prepare_to_enable = 80,
  1592. };
  1593. static const struct panel_delay delay_200_500_p2e100 = {
  1594. .hpd_absent = 200,
  1595. .unprepare = 500,
  1596. .prepare_to_enable = 100,
  1597. };
  1598. static const struct panel_delay delay_200_500_e50 = {
  1599. .hpd_absent = 200,
  1600. .unprepare = 500,
  1601. .enable = 50,
  1602. };
  1603. static const struct panel_delay delay_200_500_e80_d50 = {
  1604. .hpd_absent = 200,
  1605. .unprepare = 500,
  1606. .enable = 80,
  1607. .disable = 50,
  1608. };
  1609. static const struct panel_delay delay_100_500_e200 = {
  1610. .hpd_absent = 100,
  1611. .unprepare = 500,
  1612. .enable = 200,
  1613. };
  1614. static const struct panel_delay delay_200_500_e200 = {
  1615. .hpd_absent = 200,
  1616. .unprepare = 500,
  1617. .enable = 200,
  1618. };
  1619. #define EDP_PANEL_ENTRY(vend_chr_0, vend_chr_1, vend_chr_2, product_id, _delay, _name) \
  1620. { \
  1621. .name = _name, \
  1622. .panel_id = drm_edid_encode_panel_id(vend_chr_0, vend_chr_1, vend_chr_2, \
  1623. product_id), \
  1624. .delay = _delay \
  1625. }
  1626. /*
  1627. * This table is used to figure out power sequencing delays for panels that
  1628. * are detected by EDID. Entries here may point to entries in the
  1629. * platform_of_match table (if a panel is listed in both places).
  1630. *
  1631. * Sort first by vendor, then by product ID.
  1632. */
  1633. static const struct edp_panel_entry edp_panels[] = {
  1634. EDP_PANEL_ENTRY('A', 'U', 'O', 0x1062, &delay_200_500_e50, "B120XAN01.0"),
  1635. EDP_PANEL_ENTRY('A', 'U', 'O', 0x1e9b, &delay_200_500_e50, "B133UAN02.1"),
  1636. EDP_PANEL_ENTRY('A', 'U', 'O', 0x1ea5, &delay_200_500_e50, "B116XAK01.6"),
  1637. EDP_PANEL_ENTRY('A', 'U', 'O', 0x405c, &auo_b116xak01.delay, "B116XAK01"),
  1638. EDP_PANEL_ENTRY('A', 'U', 'O', 0x615c, &delay_200_500_e50, "B116XAN06.1"),
  1639. EDP_PANEL_ENTRY('A', 'U', 'O', 0x8594, &delay_200_500_e50, "B133UAN01.0"),
  1640. EDP_PANEL_ENTRY('B', 'O', 'E', 0x0786, &delay_200_500_p2e80, "NV116WHM-T01"),
  1641. EDP_PANEL_ENTRY('B', 'O', 'E', 0x07d1, &boe_nv133fhm_n61.delay, "NV133FHM-N61"),
  1642. EDP_PANEL_ENTRY('B', 'O', 'E', 0x082d, &boe_nv133fhm_n61.delay, "NV133FHM-N62"),
  1643. EDP_PANEL_ENTRY('B', 'O', 'E', 0x094b, &delay_200_500_e50, "NT116WHM-N21"),
  1644. EDP_PANEL_ENTRY('B', 'O', 'E', 0x098d, &boe_nv110wtm_n61.delay, "NV110WTM-N61"),
  1645. EDP_PANEL_ENTRY('B', 'O', 'E', 0x09dd, &delay_200_500_e50, "NT116WHM-N21"),
  1646. EDP_PANEL_ENTRY('B', 'O', 'E', 0x0a5d, &delay_200_500_e50, "NV116WHM-N45"),
  1647. EDP_PANEL_ENTRY('B', 'O', 'E', 0x0ac5, &delay_200_500_e50, "NV116WHM-N4C"),
  1648. EDP_PANEL_ENTRY('C', 'M', 'N', 0x114c, &innolux_n116bca_ea1.delay, "N116BCA-EA1"),
  1649. EDP_PANEL_ENTRY('C', 'M', 'N', 0x1152, &delay_200_500_e80_d50, "N116BCN-EA1"),
  1650. EDP_PANEL_ENTRY('C', 'M', 'N', 0x1154, &delay_200_500_e80_d50, "N116BCA-EA2"),
  1651. EDP_PANEL_ENTRY('C', 'M', 'N', 0x1247, &delay_200_500_e80_d50, "N120ACA-EA1"),
  1652. EDP_PANEL_ENTRY('I', 'V', 'O', 0x057d, &delay_200_500_e200, "R140NWF5 RH"),
  1653. EDP_PANEL_ENTRY('I', 'V', 'O', 0x854b, &delay_200_500_p2e100, "R133NW4K-R0"),
  1654. EDP_PANEL_ENTRY('K', 'D', 'B', 0x0624, &kingdisplay_kd116n21_30nv_a010.delay, "116N21-30NV-A010"),
  1655. EDP_PANEL_ENTRY('K', 'D', 'B', 0x1120, &delay_200_500_e80_d50, "116N29-30NK-C007"),
  1656. EDP_PANEL_ENTRY('S', 'H', 'P', 0x1511, &delay_200_500_e50, "LQ140M1JW48"),
  1657. EDP_PANEL_ENTRY('S', 'H', 'P', 0x1523, &sharp_lq140m1jw46.delay, "LQ140M1JW46"),
  1658. EDP_PANEL_ENTRY('S', 'H', 'P', 0x154c, &delay_200_500_p2e100, "LQ116M1JW10"),
  1659. EDP_PANEL_ENTRY('S', 'T', 'A', 0x0100, &delay_100_500_e200, "2081116HHD028001-51D"),
  1660. { /* sentinal */ }
  1661. };
  1662. static const struct edp_panel_entry *find_edp_panel(u32 panel_id)
  1663. {
  1664. const struct edp_panel_entry *panel;
  1665. if (!panel_id)
  1666. return NULL;
  1667. for (panel = edp_panels; panel->panel_id; panel++)
  1668. if (panel->panel_id == panel_id)
  1669. return panel;
  1670. return NULL;
  1671. }
  1672. static int panel_edp_platform_probe(struct platform_device *pdev)
  1673. {
  1674. const struct of_device_id *id;
  1675. /* Skip one since "edp-panel" is only supported on DP AUX bus */
  1676. id = of_match_node(platform_of_match + 1, pdev->dev.of_node);
  1677. if (!id)
  1678. return -ENODEV;
  1679. return panel_edp_probe(&pdev->dev, id->data, NULL);
  1680. }
  1681. static int panel_edp_platform_remove(struct platform_device *pdev)
  1682. {
  1683. return panel_edp_remove(&pdev->dev);
  1684. }
  1685. static void panel_edp_platform_shutdown(struct platform_device *pdev)
  1686. {
  1687. panel_edp_shutdown(&pdev->dev);
  1688. }
  1689. static const struct dev_pm_ops panel_edp_pm_ops = {
  1690. SET_RUNTIME_PM_OPS(panel_edp_suspend, panel_edp_resume, NULL)
  1691. SET_SYSTEM_SLEEP_PM_OPS(pm_runtime_force_suspend,
  1692. pm_runtime_force_resume)
  1693. };
  1694. static struct platform_driver panel_edp_platform_driver = {
  1695. .driver = {
  1696. .name = "panel-edp",
  1697. .of_match_table = platform_of_match,
  1698. .pm = &panel_edp_pm_ops,
  1699. },
  1700. .probe = panel_edp_platform_probe,
  1701. .remove = panel_edp_platform_remove,
  1702. .shutdown = panel_edp_platform_shutdown,
  1703. };
  1704. static int panel_edp_dp_aux_ep_probe(struct dp_aux_ep_device *aux_ep)
  1705. {
  1706. const struct of_device_id *id;
  1707. id = of_match_node(platform_of_match, aux_ep->dev.of_node);
  1708. if (!id)
  1709. return -ENODEV;
  1710. return panel_edp_probe(&aux_ep->dev, id->data, aux_ep->aux);
  1711. }
  1712. static void panel_edp_dp_aux_ep_remove(struct dp_aux_ep_device *aux_ep)
  1713. {
  1714. panel_edp_remove(&aux_ep->dev);
  1715. }
  1716. static void panel_edp_dp_aux_ep_shutdown(struct dp_aux_ep_device *aux_ep)
  1717. {
  1718. panel_edp_shutdown(&aux_ep->dev);
  1719. }
  1720. static struct dp_aux_ep_driver panel_edp_dp_aux_ep_driver = {
  1721. .driver = {
  1722. .name = "panel-simple-dp-aux",
  1723. .of_match_table = platform_of_match, /* Same as platform one! */
  1724. .pm = &panel_edp_pm_ops,
  1725. },
  1726. .probe = panel_edp_dp_aux_ep_probe,
  1727. .remove = panel_edp_dp_aux_ep_remove,
  1728. .shutdown = panel_edp_dp_aux_ep_shutdown,
  1729. };
  1730. static int __init panel_edp_init(void)
  1731. {
  1732. int err;
  1733. err = platform_driver_register(&panel_edp_platform_driver);
  1734. if (err < 0)
  1735. return err;
  1736. err = dp_aux_dp_driver_register(&panel_edp_dp_aux_ep_driver);
  1737. if (err < 0)
  1738. goto err_did_platform_register;
  1739. return 0;
  1740. err_did_platform_register:
  1741. platform_driver_unregister(&panel_edp_platform_driver);
  1742. return err;
  1743. }
  1744. module_init(panel_edp_init);
  1745. static void __exit panel_edp_exit(void)
  1746. {
  1747. dp_aux_dp_driver_unregister(&panel_edp_dp_aux_ep_driver);
  1748. platform_driver_unregister(&panel_edp_platform_driver);
  1749. }
  1750. module_exit(panel_edp_exit);
  1751. MODULE_AUTHOR("Thierry Reding <[email protected]>");
  1752. MODULE_DESCRIPTION("DRM Driver for Simple eDP Panels");
  1753. MODULE_LICENSE("GPL and additional rights");