logicvc_drm.c 11 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496
  1. // SPDX-License-Identifier: GPL-2.0+
  2. /*
  3. * Copyright (C) 2019-2022 Bootlin
  4. * Author: Paul Kocialkowski <[email protected]>
  5. */
  6. #include <linux/bitfield.h>
  7. #include <linux/clk.h>
  8. #include <linux/mfd/syscon.h>
  9. #include <linux/module.h>
  10. #include <linux/of.h>
  11. #include <linux/of_address.h>
  12. #include <linux/of_device.h>
  13. #include <linux/of_reserved_mem.h>
  14. #include <linux/regmap.h>
  15. #include <linux/types.h>
  16. #include <drm/drm_atomic_helper.h>
  17. #include <drm/drm_drv.h>
  18. #include <drm/drm_fb_helper.h>
  19. #include <drm/drm_gem_dma_helper.h>
  20. #include <drm/drm_print.h>
  21. #include "logicvc_crtc.h"
  22. #include "logicvc_drm.h"
  23. #include "logicvc_interface.h"
  24. #include "logicvc_mode.h"
  25. #include "logicvc_layer.h"
  26. #include "logicvc_of.h"
  27. #include "logicvc_regs.h"
  28. DEFINE_DRM_GEM_DMA_FOPS(logicvc_drm_fops);
  29. static int logicvc_drm_gem_dma_dumb_create(struct drm_file *file_priv,
  30. struct drm_device *drm_dev,
  31. struct drm_mode_create_dumb *args)
  32. {
  33. struct logicvc_drm *logicvc = logicvc_drm(drm_dev);
  34. /* Stride is always fixed to its configuration value. */
  35. args->pitch = logicvc->config.row_stride * DIV_ROUND_UP(args->bpp, 8);
  36. return drm_gem_dma_dumb_create_internal(file_priv, drm_dev, args);
  37. }
  38. static struct drm_driver logicvc_drm_driver = {
  39. .driver_features = DRIVER_GEM | DRIVER_MODESET |
  40. DRIVER_ATOMIC,
  41. .fops = &logicvc_drm_fops,
  42. .name = "logicvc-drm",
  43. .desc = "Xylon LogiCVC DRM driver",
  44. .date = "20200403",
  45. .major = 1,
  46. .minor = 0,
  47. DRM_GEM_DMA_DRIVER_OPS_VMAP_WITH_DUMB_CREATE(logicvc_drm_gem_dma_dumb_create),
  48. };
  49. static struct regmap_config logicvc_drm_regmap_config = {
  50. .reg_bits = 32,
  51. .val_bits = 32,
  52. .reg_stride = 4,
  53. .name = "logicvc-drm",
  54. };
  55. static irqreturn_t logicvc_drm_irq_handler(int irq, void *data)
  56. {
  57. struct logicvc_drm *logicvc = data;
  58. irqreturn_t ret = IRQ_NONE;
  59. u32 stat = 0;
  60. /* Get pending interrupt sources. */
  61. regmap_read(logicvc->regmap, LOGICVC_INT_STAT_REG, &stat);
  62. /* Clear all pending interrupt sources. */
  63. regmap_write(logicvc->regmap, LOGICVC_INT_STAT_REG, stat);
  64. if (stat & LOGICVC_INT_STAT_V_SYNC) {
  65. logicvc_crtc_vblank_handler(logicvc);
  66. ret = IRQ_HANDLED;
  67. }
  68. return ret;
  69. }
  70. static int logicvc_drm_config_parse(struct logicvc_drm *logicvc)
  71. {
  72. struct drm_device *drm_dev = &logicvc->drm_dev;
  73. struct device *dev = drm_dev->dev;
  74. struct device_node *of_node = dev->of_node;
  75. struct logicvc_drm_config *config = &logicvc->config;
  76. struct device_node *layers_node;
  77. int ret;
  78. logicvc_of_property_parse_bool(of_node, LOGICVC_OF_PROPERTY_DITHERING,
  79. &config->dithering);
  80. logicvc_of_property_parse_bool(of_node,
  81. LOGICVC_OF_PROPERTY_BACKGROUND_LAYER,
  82. &config->background_layer);
  83. logicvc_of_property_parse_bool(of_node,
  84. LOGICVC_OF_PROPERTY_LAYERS_CONFIGURABLE,
  85. &config->layers_configurable);
  86. ret = logicvc_of_property_parse_u32(of_node,
  87. LOGICVC_OF_PROPERTY_DISPLAY_INTERFACE,
  88. &config->display_interface);
  89. if (ret)
  90. return ret;
  91. ret = logicvc_of_property_parse_u32(of_node,
  92. LOGICVC_OF_PROPERTY_DISPLAY_COLORSPACE,
  93. &config->display_colorspace);
  94. if (ret)
  95. return ret;
  96. ret = logicvc_of_property_parse_u32(of_node,
  97. LOGICVC_OF_PROPERTY_DISPLAY_DEPTH,
  98. &config->display_depth);
  99. if (ret)
  100. return ret;
  101. ret = logicvc_of_property_parse_u32(of_node,
  102. LOGICVC_OF_PROPERTY_ROW_STRIDE,
  103. &config->row_stride);
  104. if (ret)
  105. return ret;
  106. layers_node = of_get_child_by_name(of_node, "layers");
  107. if (!layers_node) {
  108. drm_err(drm_dev, "Missing non-optional layers node\n");
  109. return -EINVAL;
  110. }
  111. config->layers_count = of_get_child_count(layers_node);
  112. if (!config->layers_count) {
  113. drm_err(drm_dev,
  114. "Missing a non-optional layers children node\n");
  115. return -EINVAL;
  116. }
  117. return 0;
  118. }
  119. static int logicvc_clocks_prepare(struct logicvc_drm *logicvc)
  120. {
  121. struct drm_device *drm_dev = &logicvc->drm_dev;
  122. struct device *dev = drm_dev->dev;
  123. struct {
  124. struct clk **clk;
  125. char *name;
  126. bool optional;
  127. } clocks_map[] = {
  128. {
  129. .clk = &logicvc->vclk,
  130. .name = "vclk",
  131. .optional = false,
  132. },
  133. {
  134. .clk = &logicvc->vclk2,
  135. .name = "vclk2",
  136. .optional = true,
  137. },
  138. {
  139. .clk = &logicvc->lvdsclk,
  140. .name = "lvdsclk",
  141. .optional = true,
  142. },
  143. {
  144. .clk = &logicvc->lvdsclkn,
  145. .name = "lvdsclkn",
  146. .optional = true,
  147. },
  148. };
  149. unsigned int i;
  150. int ret;
  151. for (i = 0; i < ARRAY_SIZE(clocks_map); i++) {
  152. struct clk *clk;
  153. clk = devm_clk_get(dev, clocks_map[i].name);
  154. if (IS_ERR(clk)) {
  155. if (PTR_ERR(clk) == -ENOENT && clocks_map[i].optional)
  156. continue;
  157. drm_err(drm_dev, "Missing non-optional clock %s\n",
  158. clocks_map[i].name);
  159. ret = PTR_ERR(clk);
  160. goto error;
  161. }
  162. ret = clk_prepare_enable(clk);
  163. if (ret) {
  164. drm_err(drm_dev,
  165. "Failed to prepare and enable clock %s\n",
  166. clocks_map[i].name);
  167. goto error;
  168. }
  169. *clocks_map[i].clk = clk;
  170. }
  171. return 0;
  172. error:
  173. for (i = 0; i < ARRAY_SIZE(clocks_map); i++) {
  174. if (!*clocks_map[i].clk)
  175. continue;
  176. clk_disable_unprepare(*clocks_map[i].clk);
  177. *clocks_map[i].clk = NULL;
  178. }
  179. return ret;
  180. }
  181. static int logicvc_clocks_unprepare(struct logicvc_drm *logicvc)
  182. {
  183. struct clk **clocks[] = {
  184. &logicvc->vclk,
  185. &logicvc->vclk2,
  186. &logicvc->lvdsclk,
  187. &logicvc->lvdsclkn,
  188. };
  189. unsigned int i;
  190. for (i = 0; i < ARRAY_SIZE(clocks); i++) {
  191. if (!*clocks[i])
  192. continue;
  193. clk_disable_unprepare(*clocks[i]);
  194. *clocks[i] = NULL;
  195. }
  196. return 0;
  197. }
  198. static const struct logicvc_drm_caps logicvc_drm_caps[] = {
  199. {
  200. .major = 3,
  201. .layer_address = false,
  202. },
  203. {
  204. .major = 4,
  205. .layer_address = true,
  206. },
  207. {
  208. .major = 5,
  209. .layer_address = true,
  210. },
  211. };
  212. static const struct logicvc_drm_caps *
  213. logicvc_drm_caps_match(struct logicvc_drm *logicvc)
  214. {
  215. struct drm_device *drm_dev = &logicvc->drm_dev;
  216. const struct logicvc_drm_caps *caps = NULL;
  217. unsigned int major, minor;
  218. char level;
  219. unsigned int i;
  220. u32 version;
  221. regmap_read(logicvc->regmap, LOGICVC_IP_VERSION_REG, &version);
  222. major = FIELD_GET(LOGICVC_IP_VERSION_MAJOR_MASK, version);
  223. minor = FIELD_GET(LOGICVC_IP_VERSION_MINOR_MASK, version);
  224. level = FIELD_GET(LOGICVC_IP_VERSION_LEVEL_MASK, version) + 'a';
  225. for (i = 0; i < ARRAY_SIZE(logicvc_drm_caps); i++) {
  226. if (logicvc_drm_caps[i].major &&
  227. logicvc_drm_caps[i].major != major)
  228. continue;
  229. if (logicvc_drm_caps[i].minor &&
  230. logicvc_drm_caps[i].minor != minor)
  231. continue;
  232. if (logicvc_drm_caps[i].level &&
  233. logicvc_drm_caps[i].level != level)
  234. continue;
  235. caps = &logicvc_drm_caps[i];
  236. }
  237. drm_info(drm_dev, "LogiCVC version %d.%02d.%c\n", major, minor, level);
  238. return caps;
  239. }
  240. static int logicvc_drm_probe(struct platform_device *pdev)
  241. {
  242. struct device_node *of_node = pdev->dev.of_node;
  243. struct device_node *reserved_mem_node;
  244. struct reserved_mem *reserved_mem = NULL;
  245. const struct logicvc_drm_caps *caps;
  246. struct logicvc_drm *logicvc;
  247. struct device *dev = &pdev->dev;
  248. struct drm_device *drm_dev;
  249. struct regmap *regmap = NULL;
  250. struct resource res;
  251. void __iomem *base;
  252. int irq;
  253. int ret;
  254. ret = of_reserved_mem_device_init(dev);
  255. if (ret && ret != -ENODEV) {
  256. dev_err(dev, "Failed to init memory region\n");
  257. goto error_early;
  258. }
  259. reserved_mem_node = of_parse_phandle(of_node, "memory-region", 0);
  260. if (reserved_mem_node) {
  261. reserved_mem = of_reserved_mem_lookup(reserved_mem_node);
  262. of_node_put(reserved_mem_node);
  263. }
  264. /* Get regmap from parent if available. */
  265. if (of_node->parent)
  266. regmap = syscon_node_to_regmap(of_node->parent);
  267. /* Register our own regmap otherwise. */
  268. if (IS_ERR_OR_NULL(regmap)) {
  269. ret = of_address_to_resource(of_node, 0, &res);
  270. if (ret) {
  271. dev_err(dev, "Failed to get resource from address\n");
  272. goto error_reserved_mem;
  273. }
  274. base = devm_ioremap_resource(dev, &res);
  275. if (IS_ERR(base)) {
  276. dev_err(dev, "Failed to map I/O base\n");
  277. ret = PTR_ERR(base);
  278. goto error_reserved_mem;
  279. }
  280. logicvc_drm_regmap_config.max_register = resource_size(&res) -
  281. 4;
  282. regmap = devm_regmap_init_mmio(dev, base,
  283. &logicvc_drm_regmap_config);
  284. if (IS_ERR(regmap)) {
  285. dev_err(dev, "Failed to create regmap for I/O\n");
  286. ret = PTR_ERR(regmap);
  287. goto error_reserved_mem;
  288. }
  289. }
  290. irq = platform_get_irq(pdev, 0);
  291. if (irq < 0) {
  292. ret = -ENODEV;
  293. goto error_reserved_mem;
  294. }
  295. logicvc = devm_drm_dev_alloc(dev, &logicvc_drm_driver,
  296. struct logicvc_drm, drm_dev);
  297. if (IS_ERR(logicvc)) {
  298. ret = PTR_ERR(logicvc);
  299. goto error_reserved_mem;
  300. }
  301. platform_set_drvdata(pdev, logicvc);
  302. drm_dev = &logicvc->drm_dev;
  303. logicvc->regmap = regmap;
  304. INIT_LIST_HEAD(&logicvc->layers_list);
  305. caps = logicvc_drm_caps_match(logicvc);
  306. if (!caps) {
  307. ret = -EINVAL;
  308. goto error_reserved_mem;
  309. }
  310. logicvc->caps = caps;
  311. if (reserved_mem)
  312. logicvc->reserved_mem_base = reserved_mem->base;
  313. ret = logicvc_clocks_prepare(logicvc);
  314. if (ret) {
  315. drm_err(drm_dev, "Failed to prepare clocks\n");
  316. goto error_reserved_mem;
  317. }
  318. ret = devm_request_irq(dev, irq, logicvc_drm_irq_handler, 0,
  319. dev_name(dev), logicvc);
  320. if (ret) {
  321. drm_err(drm_dev, "Failed to request IRQ\n");
  322. goto error_clocks;
  323. }
  324. ret = logicvc_drm_config_parse(logicvc);
  325. if (ret && ret != -ENODEV) {
  326. drm_err(drm_dev, "Failed to parse config\n");
  327. goto error_clocks;
  328. }
  329. ret = drmm_mode_config_init(drm_dev);
  330. if (ret) {
  331. drm_err(drm_dev, "Failed to init mode config\n");
  332. goto error_clocks;
  333. }
  334. ret = logicvc_layers_init(logicvc);
  335. if (ret) {
  336. drm_err(drm_dev, "Failed to initialize layers\n");
  337. goto error_clocks;
  338. }
  339. ret = logicvc_crtc_init(logicvc);
  340. if (ret) {
  341. drm_err(drm_dev, "Failed to initialize CRTC\n");
  342. goto error_clocks;
  343. }
  344. logicvc_layers_attach_crtc(logicvc);
  345. ret = logicvc_interface_init(logicvc);
  346. if (ret) {
  347. if (ret != -EPROBE_DEFER)
  348. drm_err(drm_dev, "Failed to initialize interface\n");
  349. goto error_clocks;
  350. }
  351. logicvc_interface_attach_crtc(logicvc);
  352. ret = logicvc_mode_init(logicvc);
  353. if (ret) {
  354. drm_err(drm_dev, "Failed to initialize KMS\n");
  355. goto error_clocks;
  356. }
  357. ret = drm_dev_register(drm_dev, 0);
  358. if (ret) {
  359. drm_err(drm_dev, "Failed to register DRM device\n");
  360. goto error_mode;
  361. }
  362. drm_fbdev_generic_setup(drm_dev, drm_dev->mode_config.preferred_depth);
  363. return 0;
  364. error_mode:
  365. logicvc_mode_fini(logicvc);
  366. error_clocks:
  367. logicvc_clocks_unprepare(logicvc);
  368. error_reserved_mem:
  369. of_reserved_mem_device_release(dev);
  370. error_early:
  371. return ret;
  372. }
  373. static int logicvc_drm_remove(struct platform_device *pdev)
  374. {
  375. struct logicvc_drm *logicvc = platform_get_drvdata(pdev);
  376. struct device *dev = &pdev->dev;
  377. struct drm_device *drm_dev = &logicvc->drm_dev;
  378. drm_dev_unregister(drm_dev);
  379. drm_atomic_helper_shutdown(drm_dev);
  380. logicvc_mode_fini(logicvc);
  381. logicvc_clocks_unprepare(logicvc);
  382. of_reserved_mem_device_release(dev);
  383. return 0;
  384. }
  385. static const struct of_device_id logicvc_drm_of_table[] = {
  386. { .compatible = "xylon,logicvc-3.02.a-display" },
  387. { .compatible = "xylon,logicvc-4.01.a-display" },
  388. {},
  389. };
  390. MODULE_DEVICE_TABLE(of, logicvc_drm_of_table);
  391. static struct platform_driver logicvc_drm_platform_driver = {
  392. .probe = logicvc_drm_probe,
  393. .remove = logicvc_drm_remove,
  394. .driver = {
  395. .name = "logicvc-drm",
  396. .of_match_table = logicvc_drm_of_table,
  397. },
  398. };
  399. module_platform_driver(logicvc_drm_platform_driver);
  400. MODULE_AUTHOR("Paul Kocialkowski <[email protected]>");
  401. MODULE_DESCRIPTION("Xylon LogiCVC DRM driver");
  402. MODULE_LICENSE("GPL");