lima_device.c 12 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535
  1. // SPDX-License-Identifier: GPL-2.0 OR MIT
  2. /* Copyright 2017-2019 Qiang Yu <[email protected]> */
  3. #include <linux/regulator/consumer.h>
  4. #include <linux/reset.h>
  5. #include <linux/clk.h>
  6. #include <linux/slab.h>
  7. #include <linux/dma-mapping.h>
  8. #include <linux/platform_device.h>
  9. #include "lima_device.h"
  10. #include "lima_gp.h"
  11. #include "lima_pp.h"
  12. #include "lima_mmu.h"
  13. #include "lima_pmu.h"
  14. #include "lima_l2_cache.h"
  15. #include "lima_dlbu.h"
  16. #include "lima_bcast.h"
  17. #include "lima_vm.h"
  18. struct lima_ip_desc {
  19. char *name;
  20. char *irq_name;
  21. bool must_have[lima_gpu_num];
  22. int offset[lima_gpu_num];
  23. int (*init)(struct lima_ip *ip);
  24. void (*fini)(struct lima_ip *ip);
  25. int (*resume)(struct lima_ip *ip);
  26. void (*suspend)(struct lima_ip *ip);
  27. };
  28. #define LIMA_IP_DESC(ipname, mst0, mst1, off0, off1, func, irq) \
  29. [lima_ip_##ipname] = { \
  30. .name = #ipname, \
  31. .irq_name = irq, \
  32. .must_have = { \
  33. [lima_gpu_mali400] = mst0, \
  34. [lima_gpu_mali450] = mst1, \
  35. }, \
  36. .offset = { \
  37. [lima_gpu_mali400] = off0, \
  38. [lima_gpu_mali450] = off1, \
  39. }, \
  40. .init = lima_##func##_init, \
  41. .fini = lima_##func##_fini, \
  42. .resume = lima_##func##_resume, \
  43. .suspend = lima_##func##_suspend, \
  44. }
  45. static struct lima_ip_desc lima_ip_desc[lima_ip_num] = {
  46. LIMA_IP_DESC(pmu, false, false, 0x02000, 0x02000, pmu, "pmu"),
  47. LIMA_IP_DESC(l2_cache0, true, true, 0x01000, 0x10000, l2_cache, NULL),
  48. LIMA_IP_DESC(l2_cache1, false, true, -1, 0x01000, l2_cache, NULL),
  49. LIMA_IP_DESC(l2_cache2, false, false, -1, 0x11000, l2_cache, NULL),
  50. LIMA_IP_DESC(gp, true, true, 0x00000, 0x00000, gp, "gp"),
  51. LIMA_IP_DESC(pp0, true, true, 0x08000, 0x08000, pp, "pp0"),
  52. LIMA_IP_DESC(pp1, false, false, 0x0A000, 0x0A000, pp, "pp1"),
  53. LIMA_IP_DESC(pp2, false, false, 0x0C000, 0x0C000, pp, "pp2"),
  54. LIMA_IP_DESC(pp3, false, false, 0x0E000, 0x0E000, pp, "pp3"),
  55. LIMA_IP_DESC(pp4, false, false, -1, 0x28000, pp, "pp4"),
  56. LIMA_IP_DESC(pp5, false, false, -1, 0x2A000, pp, "pp5"),
  57. LIMA_IP_DESC(pp6, false, false, -1, 0x2C000, pp, "pp6"),
  58. LIMA_IP_DESC(pp7, false, false, -1, 0x2E000, pp, "pp7"),
  59. LIMA_IP_DESC(gpmmu, true, true, 0x03000, 0x03000, mmu, "gpmmu"),
  60. LIMA_IP_DESC(ppmmu0, true, true, 0x04000, 0x04000, mmu, "ppmmu0"),
  61. LIMA_IP_DESC(ppmmu1, false, false, 0x05000, 0x05000, mmu, "ppmmu1"),
  62. LIMA_IP_DESC(ppmmu2, false, false, 0x06000, 0x06000, mmu, "ppmmu2"),
  63. LIMA_IP_DESC(ppmmu3, false, false, 0x07000, 0x07000, mmu, "ppmmu3"),
  64. LIMA_IP_DESC(ppmmu4, false, false, -1, 0x1C000, mmu, "ppmmu4"),
  65. LIMA_IP_DESC(ppmmu5, false, false, -1, 0x1D000, mmu, "ppmmu5"),
  66. LIMA_IP_DESC(ppmmu6, false, false, -1, 0x1E000, mmu, "ppmmu6"),
  67. LIMA_IP_DESC(ppmmu7, false, false, -1, 0x1F000, mmu, "ppmmu7"),
  68. LIMA_IP_DESC(dlbu, false, true, -1, 0x14000, dlbu, NULL),
  69. LIMA_IP_DESC(bcast, false, true, -1, 0x13000, bcast, NULL),
  70. LIMA_IP_DESC(pp_bcast, false, true, -1, 0x16000, pp_bcast, "pp"),
  71. LIMA_IP_DESC(ppmmu_bcast, false, true, -1, 0x15000, mmu, NULL),
  72. };
  73. const char *lima_ip_name(struct lima_ip *ip)
  74. {
  75. return lima_ip_desc[ip->id].name;
  76. }
  77. static int lima_clk_enable(struct lima_device *dev)
  78. {
  79. int err;
  80. err = clk_prepare_enable(dev->clk_bus);
  81. if (err)
  82. return err;
  83. err = clk_prepare_enable(dev->clk_gpu);
  84. if (err)
  85. goto error_out0;
  86. if (dev->reset) {
  87. err = reset_control_deassert(dev->reset);
  88. if (err) {
  89. dev_err(dev->dev,
  90. "reset controller deassert failed %d\n", err);
  91. goto error_out1;
  92. }
  93. }
  94. return 0;
  95. error_out1:
  96. clk_disable_unprepare(dev->clk_gpu);
  97. error_out0:
  98. clk_disable_unprepare(dev->clk_bus);
  99. return err;
  100. }
  101. static void lima_clk_disable(struct lima_device *dev)
  102. {
  103. if (dev->reset)
  104. reset_control_assert(dev->reset);
  105. clk_disable_unprepare(dev->clk_gpu);
  106. clk_disable_unprepare(dev->clk_bus);
  107. }
  108. static int lima_clk_init(struct lima_device *dev)
  109. {
  110. int err;
  111. dev->clk_bus = devm_clk_get(dev->dev, "bus");
  112. if (IS_ERR(dev->clk_bus)) {
  113. err = PTR_ERR(dev->clk_bus);
  114. if (err != -EPROBE_DEFER)
  115. dev_err(dev->dev, "get bus clk failed %d\n", err);
  116. dev->clk_bus = NULL;
  117. return err;
  118. }
  119. dev->clk_gpu = devm_clk_get(dev->dev, "core");
  120. if (IS_ERR(dev->clk_gpu)) {
  121. err = PTR_ERR(dev->clk_gpu);
  122. if (err != -EPROBE_DEFER)
  123. dev_err(dev->dev, "get core clk failed %d\n", err);
  124. dev->clk_gpu = NULL;
  125. return err;
  126. }
  127. dev->reset = devm_reset_control_array_get_optional_shared(dev->dev);
  128. if (IS_ERR(dev->reset)) {
  129. err = PTR_ERR(dev->reset);
  130. if (err != -EPROBE_DEFER)
  131. dev_err(dev->dev, "get reset controller failed %d\n",
  132. err);
  133. dev->reset = NULL;
  134. return err;
  135. }
  136. return lima_clk_enable(dev);
  137. }
  138. static void lima_clk_fini(struct lima_device *dev)
  139. {
  140. lima_clk_disable(dev);
  141. }
  142. static int lima_regulator_enable(struct lima_device *dev)
  143. {
  144. int ret;
  145. if (!dev->regulator)
  146. return 0;
  147. ret = regulator_enable(dev->regulator);
  148. if (ret < 0) {
  149. dev_err(dev->dev, "failed to enable regulator: %d\n", ret);
  150. return ret;
  151. }
  152. return 0;
  153. }
  154. static void lima_regulator_disable(struct lima_device *dev)
  155. {
  156. if (dev->regulator)
  157. regulator_disable(dev->regulator);
  158. }
  159. static int lima_regulator_init(struct lima_device *dev)
  160. {
  161. int ret;
  162. dev->regulator = devm_regulator_get_optional(dev->dev, "mali");
  163. if (IS_ERR(dev->regulator)) {
  164. ret = PTR_ERR(dev->regulator);
  165. dev->regulator = NULL;
  166. if (ret == -ENODEV)
  167. return 0;
  168. if (ret != -EPROBE_DEFER)
  169. dev_err(dev->dev, "failed to get regulator: %d\n", ret);
  170. return ret;
  171. }
  172. return lima_regulator_enable(dev);
  173. }
  174. static void lima_regulator_fini(struct lima_device *dev)
  175. {
  176. lima_regulator_disable(dev);
  177. }
  178. static int lima_init_ip(struct lima_device *dev, int index)
  179. {
  180. struct platform_device *pdev = to_platform_device(dev->dev);
  181. struct lima_ip_desc *desc = lima_ip_desc + index;
  182. struct lima_ip *ip = dev->ip + index;
  183. const char *irq_name = desc->irq_name;
  184. int offset = desc->offset[dev->id];
  185. bool must = desc->must_have[dev->id];
  186. int err;
  187. if (offset < 0)
  188. return 0;
  189. ip->dev = dev;
  190. ip->id = index;
  191. ip->iomem = dev->iomem + offset;
  192. if (irq_name) {
  193. err = must ? platform_get_irq_byname(pdev, irq_name) :
  194. platform_get_irq_byname_optional(pdev, irq_name);
  195. if (err < 0)
  196. goto out;
  197. ip->irq = err;
  198. }
  199. err = desc->init(ip);
  200. if (!err) {
  201. ip->present = true;
  202. return 0;
  203. }
  204. out:
  205. return must ? err : 0;
  206. }
  207. static void lima_fini_ip(struct lima_device *ldev, int index)
  208. {
  209. struct lima_ip_desc *desc = lima_ip_desc + index;
  210. struct lima_ip *ip = ldev->ip + index;
  211. if (ip->present)
  212. desc->fini(ip);
  213. }
  214. static int lima_resume_ip(struct lima_device *ldev, int index)
  215. {
  216. struct lima_ip_desc *desc = lima_ip_desc + index;
  217. struct lima_ip *ip = ldev->ip + index;
  218. int ret = 0;
  219. if (ip->present)
  220. ret = desc->resume(ip);
  221. return ret;
  222. }
  223. static void lima_suspend_ip(struct lima_device *ldev, int index)
  224. {
  225. struct lima_ip_desc *desc = lima_ip_desc + index;
  226. struct lima_ip *ip = ldev->ip + index;
  227. if (ip->present)
  228. desc->suspend(ip);
  229. }
  230. static int lima_init_gp_pipe(struct lima_device *dev)
  231. {
  232. struct lima_sched_pipe *pipe = dev->pipe + lima_pipe_gp;
  233. int err;
  234. pipe->ldev = dev;
  235. err = lima_sched_pipe_init(pipe, "gp");
  236. if (err)
  237. return err;
  238. pipe->l2_cache[pipe->num_l2_cache++] = dev->ip + lima_ip_l2_cache0;
  239. pipe->mmu[pipe->num_mmu++] = dev->ip + lima_ip_gpmmu;
  240. pipe->processor[pipe->num_processor++] = dev->ip + lima_ip_gp;
  241. err = lima_gp_pipe_init(dev);
  242. if (err) {
  243. lima_sched_pipe_fini(pipe);
  244. return err;
  245. }
  246. return 0;
  247. }
  248. static void lima_fini_gp_pipe(struct lima_device *dev)
  249. {
  250. struct lima_sched_pipe *pipe = dev->pipe + lima_pipe_gp;
  251. lima_gp_pipe_fini(dev);
  252. lima_sched_pipe_fini(pipe);
  253. }
  254. static int lima_init_pp_pipe(struct lima_device *dev)
  255. {
  256. struct lima_sched_pipe *pipe = dev->pipe + lima_pipe_pp;
  257. int err, i;
  258. pipe->ldev = dev;
  259. err = lima_sched_pipe_init(pipe, "pp");
  260. if (err)
  261. return err;
  262. for (i = 0; i < LIMA_SCHED_PIPE_MAX_PROCESSOR; i++) {
  263. struct lima_ip *pp = dev->ip + lima_ip_pp0 + i;
  264. struct lima_ip *ppmmu = dev->ip + lima_ip_ppmmu0 + i;
  265. struct lima_ip *l2_cache;
  266. if (dev->id == lima_gpu_mali400)
  267. l2_cache = dev->ip + lima_ip_l2_cache0;
  268. else
  269. l2_cache = dev->ip + lima_ip_l2_cache1 + (i >> 2);
  270. if (pp->present && ppmmu->present && l2_cache->present) {
  271. pipe->mmu[pipe->num_mmu++] = ppmmu;
  272. pipe->processor[pipe->num_processor++] = pp;
  273. if (!pipe->l2_cache[i >> 2])
  274. pipe->l2_cache[pipe->num_l2_cache++] = l2_cache;
  275. }
  276. }
  277. if (dev->ip[lima_ip_bcast].present) {
  278. pipe->bcast_processor = dev->ip + lima_ip_pp_bcast;
  279. pipe->bcast_mmu = dev->ip + lima_ip_ppmmu_bcast;
  280. }
  281. err = lima_pp_pipe_init(dev);
  282. if (err) {
  283. lima_sched_pipe_fini(pipe);
  284. return err;
  285. }
  286. return 0;
  287. }
  288. static void lima_fini_pp_pipe(struct lima_device *dev)
  289. {
  290. struct lima_sched_pipe *pipe = dev->pipe + lima_pipe_pp;
  291. lima_pp_pipe_fini(dev);
  292. lima_sched_pipe_fini(pipe);
  293. }
  294. int lima_device_init(struct lima_device *ldev)
  295. {
  296. struct platform_device *pdev = to_platform_device(ldev->dev);
  297. int err, i;
  298. dma_set_coherent_mask(ldev->dev, DMA_BIT_MASK(32));
  299. dma_set_max_seg_size(ldev->dev, UINT_MAX);
  300. err = lima_clk_init(ldev);
  301. if (err)
  302. return err;
  303. err = lima_regulator_init(ldev);
  304. if (err)
  305. goto err_out0;
  306. ldev->empty_vm = lima_vm_create(ldev);
  307. if (!ldev->empty_vm) {
  308. err = -ENOMEM;
  309. goto err_out1;
  310. }
  311. ldev->va_start = 0;
  312. if (ldev->id == lima_gpu_mali450) {
  313. ldev->va_end = LIMA_VA_RESERVE_START;
  314. ldev->dlbu_cpu = dma_alloc_wc(
  315. ldev->dev, LIMA_PAGE_SIZE,
  316. &ldev->dlbu_dma, GFP_KERNEL | __GFP_NOWARN);
  317. if (!ldev->dlbu_cpu) {
  318. err = -ENOMEM;
  319. goto err_out2;
  320. }
  321. } else
  322. ldev->va_end = LIMA_VA_RESERVE_END;
  323. ldev->iomem = devm_platform_ioremap_resource(pdev, 0);
  324. if (IS_ERR(ldev->iomem)) {
  325. dev_err(ldev->dev, "fail to ioremap iomem\n");
  326. err = PTR_ERR(ldev->iomem);
  327. goto err_out3;
  328. }
  329. for (i = 0; i < lima_ip_num; i++) {
  330. err = lima_init_ip(ldev, i);
  331. if (err)
  332. goto err_out4;
  333. }
  334. err = lima_init_gp_pipe(ldev);
  335. if (err)
  336. goto err_out4;
  337. err = lima_init_pp_pipe(ldev);
  338. if (err)
  339. goto err_out5;
  340. ldev->dump.magic = LIMA_DUMP_MAGIC;
  341. ldev->dump.version_major = LIMA_DUMP_MAJOR;
  342. ldev->dump.version_minor = LIMA_DUMP_MINOR;
  343. INIT_LIST_HEAD(&ldev->error_task_list);
  344. mutex_init(&ldev->error_task_list_lock);
  345. dev_info(ldev->dev, "bus rate = %lu\n", clk_get_rate(ldev->clk_bus));
  346. dev_info(ldev->dev, "mod rate = %lu", clk_get_rate(ldev->clk_gpu));
  347. return 0;
  348. err_out5:
  349. lima_fini_gp_pipe(ldev);
  350. err_out4:
  351. while (--i >= 0)
  352. lima_fini_ip(ldev, i);
  353. err_out3:
  354. if (ldev->dlbu_cpu)
  355. dma_free_wc(ldev->dev, LIMA_PAGE_SIZE,
  356. ldev->dlbu_cpu, ldev->dlbu_dma);
  357. err_out2:
  358. lima_vm_put(ldev->empty_vm);
  359. err_out1:
  360. lima_regulator_fini(ldev);
  361. err_out0:
  362. lima_clk_fini(ldev);
  363. return err;
  364. }
  365. void lima_device_fini(struct lima_device *ldev)
  366. {
  367. int i;
  368. struct lima_sched_error_task *et, *tmp;
  369. list_for_each_entry_safe(et, tmp, &ldev->error_task_list, list) {
  370. list_del(&et->list);
  371. kvfree(et);
  372. }
  373. mutex_destroy(&ldev->error_task_list_lock);
  374. lima_fini_pp_pipe(ldev);
  375. lima_fini_gp_pipe(ldev);
  376. for (i = lima_ip_num - 1; i >= 0; i--)
  377. lima_fini_ip(ldev, i);
  378. if (ldev->dlbu_cpu)
  379. dma_free_wc(ldev->dev, LIMA_PAGE_SIZE,
  380. ldev->dlbu_cpu, ldev->dlbu_dma);
  381. lima_vm_put(ldev->empty_vm);
  382. lima_regulator_fini(ldev);
  383. lima_clk_fini(ldev);
  384. }
  385. int lima_device_resume(struct device *dev)
  386. {
  387. struct lima_device *ldev = dev_get_drvdata(dev);
  388. int i, err;
  389. err = lima_clk_enable(ldev);
  390. if (err) {
  391. dev_err(dev, "resume clk fail %d\n", err);
  392. return err;
  393. }
  394. err = lima_regulator_enable(ldev);
  395. if (err) {
  396. dev_err(dev, "resume regulator fail %d\n", err);
  397. goto err_out0;
  398. }
  399. for (i = 0; i < lima_ip_num; i++) {
  400. err = lima_resume_ip(ldev, i);
  401. if (err) {
  402. dev_err(dev, "resume ip %d fail\n", i);
  403. goto err_out1;
  404. }
  405. }
  406. err = lima_devfreq_resume(&ldev->devfreq);
  407. if (err) {
  408. dev_err(dev, "devfreq resume fail\n");
  409. goto err_out1;
  410. }
  411. return 0;
  412. err_out1:
  413. while (--i >= 0)
  414. lima_suspend_ip(ldev, i);
  415. lima_regulator_disable(ldev);
  416. err_out0:
  417. lima_clk_disable(ldev);
  418. return err;
  419. }
  420. int lima_device_suspend(struct device *dev)
  421. {
  422. struct lima_device *ldev = dev_get_drvdata(dev);
  423. int i, err;
  424. /* check any task running */
  425. for (i = 0; i < lima_pipe_num; i++) {
  426. if (atomic_read(&ldev->pipe[i].base.hw_rq_count))
  427. return -EBUSY;
  428. }
  429. err = lima_devfreq_suspend(&ldev->devfreq);
  430. if (err) {
  431. dev_err(dev, "devfreq suspend fail\n");
  432. return err;
  433. }
  434. for (i = lima_ip_num - 1; i >= 0; i--)
  435. lima_suspend_ip(ldev, i);
  436. lima_regulator_disable(ldev);
  437. lima_clk_disable(ldev);
  438. return 0;
  439. }