i810_dma.c 32 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266
  1. /* i810_dma.c -- DMA support for the i810 -*- linux-c -*-
  2. * Created: Mon Dec 13 01:50:01 1999 by [email protected]
  3. *
  4. * Copyright 1999 Precision Insight, Inc., Cedar Park, Texas.
  5. * Copyright 2000 VA Linux Systems, Inc., Sunnyvale, California.
  6. * All Rights Reserved.
  7. *
  8. * Permission is hereby granted, free of charge, to any person obtaining a
  9. * copy of this software and associated documentation files (the "Software"),
  10. * to deal in the Software without restriction, including without limitation
  11. * the rights to use, copy, modify, merge, publish, distribute, sublicense,
  12. * and/or sell copies of the Software, and to permit persons to whom the
  13. * Software is furnished to do so, subject to the following conditions:
  14. *
  15. * The above copyright notice and this permission notice (including the next
  16. * paragraph) shall be included in all copies or substantial portions of the
  17. * Software.
  18. *
  19. * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
  20. * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
  21. * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
  22. * PRECISION INSIGHT AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM, DAMAGES OR
  23. * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
  24. * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
  25. * DEALINGS IN THE SOFTWARE.
  26. *
  27. * Authors: Rickard E. (Rik) Faith <[email protected]>
  28. * Jeff Hartmann <[email protected]>
  29. * Keith Whitwell <[email protected]>
  30. *
  31. */
  32. #include <linux/delay.h>
  33. #include <linux/mman.h>
  34. #include <linux/pci.h>
  35. #include <drm/drm_device.h>
  36. #include <drm/drm_drv.h>
  37. #include <drm/drm_file.h>
  38. #include <drm/drm_ioctl.h>
  39. #include <drm/drm_print.h>
  40. #include <drm/i810_drm.h>
  41. #include "i810_drv.h"
  42. #define I810_BUF_FREE 2
  43. #define I810_BUF_CLIENT 1
  44. #define I810_BUF_HARDWARE 0
  45. #define I810_BUF_UNMAPPED 0
  46. #define I810_BUF_MAPPED 1
  47. static struct drm_buf *i810_freelist_get(struct drm_device * dev)
  48. {
  49. struct drm_device_dma *dma = dev->dma;
  50. int i;
  51. int used;
  52. /* Linear search might not be the best solution */
  53. for (i = 0; i < dma->buf_count; i++) {
  54. struct drm_buf *buf = dma->buflist[i];
  55. drm_i810_buf_priv_t *buf_priv = buf->dev_private;
  56. /* In use is already a pointer */
  57. used = cmpxchg(buf_priv->in_use, I810_BUF_FREE,
  58. I810_BUF_CLIENT);
  59. if (used == I810_BUF_FREE)
  60. return buf;
  61. }
  62. return NULL;
  63. }
  64. /* This should only be called if the buffer is not sent to the hardware
  65. * yet, the hardware updates in use for us once its on the ring buffer.
  66. */
  67. static int i810_freelist_put(struct drm_device *dev, struct drm_buf *buf)
  68. {
  69. drm_i810_buf_priv_t *buf_priv = buf->dev_private;
  70. int used;
  71. /* In use is already a pointer */
  72. used = cmpxchg(buf_priv->in_use, I810_BUF_CLIENT, I810_BUF_FREE);
  73. if (used != I810_BUF_CLIENT) {
  74. DRM_ERROR("Freeing buffer thats not in use : %d\n", buf->idx);
  75. return -EINVAL;
  76. }
  77. return 0;
  78. }
  79. static int i810_mmap_buffers(struct file *filp, struct vm_area_struct *vma)
  80. {
  81. struct drm_file *priv = filp->private_data;
  82. struct drm_device *dev;
  83. drm_i810_private_t *dev_priv;
  84. struct drm_buf *buf;
  85. drm_i810_buf_priv_t *buf_priv;
  86. dev = priv->minor->dev;
  87. dev_priv = dev->dev_private;
  88. buf = dev_priv->mmap_buffer;
  89. buf_priv = buf->dev_private;
  90. vm_flags_set(vma, VM_DONTCOPY);
  91. buf_priv->currently_mapped = I810_BUF_MAPPED;
  92. if (io_remap_pfn_range(vma, vma->vm_start,
  93. vma->vm_pgoff,
  94. vma->vm_end - vma->vm_start, vma->vm_page_prot))
  95. return -EAGAIN;
  96. return 0;
  97. }
  98. static const struct file_operations i810_buffer_fops = {
  99. .open = drm_open,
  100. .release = drm_release,
  101. .unlocked_ioctl = drm_ioctl,
  102. .mmap = i810_mmap_buffers,
  103. .compat_ioctl = drm_compat_ioctl,
  104. .llseek = noop_llseek,
  105. };
  106. static int i810_map_buffer(struct drm_buf *buf, struct drm_file *file_priv)
  107. {
  108. struct drm_device *dev = file_priv->minor->dev;
  109. drm_i810_buf_priv_t *buf_priv = buf->dev_private;
  110. drm_i810_private_t *dev_priv = dev->dev_private;
  111. const struct file_operations *old_fops;
  112. int retcode = 0;
  113. if (buf_priv->currently_mapped == I810_BUF_MAPPED)
  114. return -EINVAL;
  115. /* This is all entirely broken */
  116. old_fops = file_priv->filp->f_op;
  117. file_priv->filp->f_op = &i810_buffer_fops;
  118. dev_priv->mmap_buffer = buf;
  119. buf_priv->virtual = (void *)vm_mmap(file_priv->filp, 0, buf->total,
  120. PROT_READ | PROT_WRITE,
  121. MAP_SHARED, buf->bus_address);
  122. dev_priv->mmap_buffer = NULL;
  123. file_priv->filp->f_op = old_fops;
  124. if (IS_ERR(buf_priv->virtual)) {
  125. /* Real error */
  126. DRM_ERROR("mmap error\n");
  127. retcode = PTR_ERR(buf_priv->virtual);
  128. buf_priv->virtual = NULL;
  129. }
  130. return retcode;
  131. }
  132. static int i810_unmap_buffer(struct drm_buf *buf)
  133. {
  134. drm_i810_buf_priv_t *buf_priv = buf->dev_private;
  135. int retcode = 0;
  136. if (buf_priv->currently_mapped != I810_BUF_MAPPED)
  137. return -EINVAL;
  138. retcode = vm_munmap((unsigned long)buf_priv->virtual,
  139. (size_t) buf->total);
  140. buf_priv->currently_mapped = I810_BUF_UNMAPPED;
  141. buf_priv->virtual = NULL;
  142. return retcode;
  143. }
  144. static int i810_dma_get_buffer(struct drm_device *dev, drm_i810_dma_t *d,
  145. struct drm_file *file_priv)
  146. {
  147. struct drm_buf *buf;
  148. drm_i810_buf_priv_t *buf_priv;
  149. int retcode = 0;
  150. buf = i810_freelist_get(dev);
  151. if (!buf) {
  152. retcode = -ENOMEM;
  153. DRM_DEBUG("retcode=%d\n", retcode);
  154. return retcode;
  155. }
  156. retcode = i810_map_buffer(buf, file_priv);
  157. if (retcode) {
  158. i810_freelist_put(dev, buf);
  159. DRM_ERROR("mapbuf failed, retcode %d\n", retcode);
  160. return retcode;
  161. }
  162. buf->file_priv = file_priv;
  163. buf_priv = buf->dev_private;
  164. d->granted = 1;
  165. d->request_idx = buf->idx;
  166. d->request_size = buf->total;
  167. d->virtual = buf_priv->virtual;
  168. return retcode;
  169. }
  170. static int i810_dma_cleanup(struct drm_device *dev)
  171. {
  172. struct drm_device_dma *dma = dev->dma;
  173. /* Make sure interrupts are disabled here because the uninstall ioctl
  174. * may not have been called from userspace and after dev_private
  175. * is freed, it's too late.
  176. */
  177. if (drm_core_check_feature(dev, DRIVER_HAVE_IRQ) && dev->irq_enabled)
  178. drm_legacy_irq_uninstall(dev);
  179. if (dev->dev_private) {
  180. int i;
  181. drm_i810_private_t *dev_priv =
  182. (drm_i810_private_t *) dev->dev_private;
  183. if (dev_priv->ring.virtual_start)
  184. drm_legacy_ioremapfree(&dev_priv->ring.map, dev);
  185. if (dev_priv->hw_status_page) {
  186. dma_free_coherent(dev->dev, PAGE_SIZE,
  187. dev_priv->hw_status_page,
  188. dev_priv->dma_status_page);
  189. }
  190. kfree(dev->dev_private);
  191. dev->dev_private = NULL;
  192. for (i = 0; i < dma->buf_count; i++) {
  193. struct drm_buf *buf = dma->buflist[i];
  194. drm_i810_buf_priv_t *buf_priv = buf->dev_private;
  195. if (buf_priv->kernel_virtual && buf->total)
  196. drm_legacy_ioremapfree(&buf_priv->map, dev);
  197. }
  198. }
  199. return 0;
  200. }
  201. static int i810_wait_ring(struct drm_device *dev, int n)
  202. {
  203. drm_i810_private_t *dev_priv = dev->dev_private;
  204. drm_i810_ring_buffer_t *ring = &(dev_priv->ring);
  205. int iters = 0;
  206. unsigned long end;
  207. unsigned int last_head = I810_READ(LP_RING + RING_HEAD) & HEAD_ADDR;
  208. end = jiffies + (HZ * 3);
  209. while (ring->space < n) {
  210. ring->head = I810_READ(LP_RING + RING_HEAD) & HEAD_ADDR;
  211. ring->space = ring->head - (ring->tail + 8);
  212. if (ring->space < 0)
  213. ring->space += ring->Size;
  214. if (ring->head != last_head) {
  215. end = jiffies + (HZ * 3);
  216. last_head = ring->head;
  217. }
  218. iters++;
  219. if (time_before(end, jiffies)) {
  220. DRM_ERROR("space: %d wanted %d\n", ring->space, n);
  221. DRM_ERROR("lockup\n");
  222. goto out_wait_ring;
  223. }
  224. udelay(1);
  225. }
  226. out_wait_ring:
  227. return iters;
  228. }
  229. static void i810_kernel_lost_context(struct drm_device *dev)
  230. {
  231. drm_i810_private_t *dev_priv = dev->dev_private;
  232. drm_i810_ring_buffer_t *ring = &(dev_priv->ring);
  233. ring->head = I810_READ(LP_RING + RING_HEAD) & HEAD_ADDR;
  234. ring->tail = I810_READ(LP_RING + RING_TAIL);
  235. ring->space = ring->head - (ring->tail + 8);
  236. if (ring->space < 0)
  237. ring->space += ring->Size;
  238. }
  239. static int i810_freelist_init(struct drm_device *dev, drm_i810_private_t *dev_priv)
  240. {
  241. struct drm_device_dma *dma = dev->dma;
  242. int my_idx = 24;
  243. u32 *hw_status = (u32 *) (dev_priv->hw_status_page + my_idx);
  244. int i;
  245. if (dma->buf_count > 1019) {
  246. /* Not enough space in the status page for the freelist */
  247. return -EINVAL;
  248. }
  249. for (i = 0; i < dma->buf_count; i++) {
  250. struct drm_buf *buf = dma->buflist[i];
  251. drm_i810_buf_priv_t *buf_priv = buf->dev_private;
  252. buf_priv->in_use = hw_status++;
  253. buf_priv->my_use_idx = my_idx;
  254. my_idx += 4;
  255. *buf_priv->in_use = I810_BUF_FREE;
  256. buf_priv->map.offset = buf->bus_address;
  257. buf_priv->map.size = buf->total;
  258. buf_priv->map.type = _DRM_AGP;
  259. buf_priv->map.flags = 0;
  260. buf_priv->map.mtrr = 0;
  261. drm_legacy_ioremap(&buf_priv->map, dev);
  262. buf_priv->kernel_virtual = buf_priv->map.handle;
  263. }
  264. return 0;
  265. }
  266. static int i810_dma_initialize(struct drm_device *dev,
  267. drm_i810_private_t *dev_priv,
  268. drm_i810_init_t *init)
  269. {
  270. struct drm_map_list *r_list;
  271. memset(dev_priv, 0, sizeof(drm_i810_private_t));
  272. list_for_each_entry(r_list, &dev->maplist, head) {
  273. if (r_list->map &&
  274. r_list->map->type == _DRM_SHM &&
  275. r_list->map->flags & _DRM_CONTAINS_LOCK) {
  276. dev_priv->sarea_map = r_list->map;
  277. break;
  278. }
  279. }
  280. if (!dev_priv->sarea_map) {
  281. dev->dev_private = (void *)dev_priv;
  282. i810_dma_cleanup(dev);
  283. DRM_ERROR("can not find sarea!\n");
  284. return -EINVAL;
  285. }
  286. dev_priv->mmio_map = drm_legacy_findmap(dev, init->mmio_offset);
  287. if (!dev_priv->mmio_map) {
  288. dev->dev_private = (void *)dev_priv;
  289. i810_dma_cleanup(dev);
  290. DRM_ERROR("can not find mmio map!\n");
  291. return -EINVAL;
  292. }
  293. dev->agp_buffer_token = init->buffers_offset;
  294. dev->agp_buffer_map = drm_legacy_findmap(dev, init->buffers_offset);
  295. if (!dev->agp_buffer_map) {
  296. dev->dev_private = (void *)dev_priv;
  297. i810_dma_cleanup(dev);
  298. DRM_ERROR("can not find dma buffer map!\n");
  299. return -EINVAL;
  300. }
  301. dev_priv->sarea_priv = (drm_i810_sarea_t *)
  302. ((u8 *) dev_priv->sarea_map->handle + init->sarea_priv_offset);
  303. dev_priv->ring.Start = init->ring_start;
  304. dev_priv->ring.End = init->ring_end;
  305. dev_priv->ring.Size = init->ring_size;
  306. dev_priv->ring.map.offset = dev->agp->base + init->ring_start;
  307. dev_priv->ring.map.size = init->ring_size;
  308. dev_priv->ring.map.type = _DRM_AGP;
  309. dev_priv->ring.map.flags = 0;
  310. dev_priv->ring.map.mtrr = 0;
  311. drm_legacy_ioremap(&dev_priv->ring.map, dev);
  312. if (dev_priv->ring.map.handle == NULL) {
  313. dev->dev_private = (void *)dev_priv;
  314. i810_dma_cleanup(dev);
  315. DRM_ERROR("can not ioremap virtual address for"
  316. " ring buffer\n");
  317. return -ENOMEM;
  318. }
  319. dev_priv->ring.virtual_start = dev_priv->ring.map.handle;
  320. dev_priv->ring.tail_mask = dev_priv->ring.Size - 1;
  321. dev_priv->w = init->w;
  322. dev_priv->h = init->h;
  323. dev_priv->pitch = init->pitch;
  324. dev_priv->back_offset = init->back_offset;
  325. dev_priv->depth_offset = init->depth_offset;
  326. dev_priv->front_offset = init->front_offset;
  327. dev_priv->overlay_offset = init->overlay_offset;
  328. dev_priv->overlay_physical = init->overlay_physical;
  329. dev_priv->front_di1 = init->front_offset | init->pitch_bits;
  330. dev_priv->back_di1 = init->back_offset | init->pitch_bits;
  331. dev_priv->zi1 = init->depth_offset | init->pitch_bits;
  332. /* Program Hardware Status Page */
  333. dev_priv->hw_status_page =
  334. dma_alloc_coherent(dev->dev, PAGE_SIZE,
  335. &dev_priv->dma_status_page, GFP_KERNEL);
  336. if (!dev_priv->hw_status_page) {
  337. dev->dev_private = (void *)dev_priv;
  338. i810_dma_cleanup(dev);
  339. DRM_ERROR("Can not allocate hardware status page\n");
  340. return -ENOMEM;
  341. }
  342. DRM_DEBUG("hw status page @ %p\n", dev_priv->hw_status_page);
  343. I810_WRITE(0x02080, dev_priv->dma_status_page);
  344. DRM_DEBUG("Enabled hardware status page\n");
  345. /* Now we need to init our freelist */
  346. if (i810_freelist_init(dev, dev_priv) != 0) {
  347. dev->dev_private = (void *)dev_priv;
  348. i810_dma_cleanup(dev);
  349. DRM_ERROR("Not enough space in the status page for"
  350. " the freelist\n");
  351. return -ENOMEM;
  352. }
  353. dev->dev_private = (void *)dev_priv;
  354. return 0;
  355. }
  356. static int i810_dma_init(struct drm_device *dev, void *data,
  357. struct drm_file *file_priv)
  358. {
  359. drm_i810_private_t *dev_priv;
  360. drm_i810_init_t *init = data;
  361. int retcode = 0;
  362. switch (init->func) {
  363. case I810_INIT_DMA_1_4:
  364. DRM_INFO("Using v1.4 init.\n");
  365. dev_priv = kmalloc(sizeof(drm_i810_private_t), GFP_KERNEL);
  366. if (dev_priv == NULL)
  367. return -ENOMEM;
  368. retcode = i810_dma_initialize(dev, dev_priv, init);
  369. break;
  370. case I810_CLEANUP_DMA:
  371. DRM_INFO("DMA Cleanup\n");
  372. retcode = i810_dma_cleanup(dev);
  373. break;
  374. default:
  375. return -EINVAL;
  376. }
  377. return retcode;
  378. }
  379. /* Most efficient way to verify state for the i810 is as it is
  380. * emitted. Non-conformant state is silently dropped.
  381. *
  382. * Use 'volatile' & local var tmp to force the emitted values to be
  383. * identical to the verified ones.
  384. */
  385. static void i810EmitContextVerified(struct drm_device *dev,
  386. volatile unsigned int *code)
  387. {
  388. drm_i810_private_t *dev_priv = dev->dev_private;
  389. int i, j = 0;
  390. unsigned int tmp;
  391. RING_LOCALS;
  392. BEGIN_LP_RING(I810_CTX_SETUP_SIZE);
  393. OUT_RING(GFX_OP_COLOR_FACTOR);
  394. OUT_RING(code[I810_CTXREG_CF1]);
  395. OUT_RING(GFX_OP_STIPPLE);
  396. OUT_RING(code[I810_CTXREG_ST1]);
  397. for (i = 4; i < I810_CTX_SETUP_SIZE; i++) {
  398. tmp = code[i];
  399. if ((tmp & (7 << 29)) == (3 << 29) &&
  400. (tmp & (0x1f << 24)) < (0x1d << 24)) {
  401. OUT_RING(tmp);
  402. j++;
  403. } else
  404. printk("constext state dropped!!!\n");
  405. }
  406. if (j & 1)
  407. OUT_RING(0);
  408. ADVANCE_LP_RING();
  409. }
  410. static void i810EmitTexVerified(struct drm_device *dev, volatile unsigned int *code)
  411. {
  412. drm_i810_private_t *dev_priv = dev->dev_private;
  413. int i, j = 0;
  414. unsigned int tmp;
  415. RING_LOCALS;
  416. BEGIN_LP_RING(I810_TEX_SETUP_SIZE);
  417. OUT_RING(GFX_OP_MAP_INFO);
  418. OUT_RING(code[I810_TEXREG_MI1]);
  419. OUT_RING(code[I810_TEXREG_MI2]);
  420. OUT_RING(code[I810_TEXREG_MI3]);
  421. for (i = 4; i < I810_TEX_SETUP_SIZE; i++) {
  422. tmp = code[i];
  423. if ((tmp & (7 << 29)) == (3 << 29) &&
  424. (tmp & (0x1f << 24)) < (0x1d << 24)) {
  425. OUT_RING(tmp);
  426. j++;
  427. } else
  428. printk("texture state dropped!!!\n");
  429. }
  430. if (j & 1)
  431. OUT_RING(0);
  432. ADVANCE_LP_RING();
  433. }
  434. /* Need to do some additional checking when setting the dest buffer.
  435. */
  436. static void i810EmitDestVerified(struct drm_device *dev,
  437. volatile unsigned int *code)
  438. {
  439. drm_i810_private_t *dev_priv = dev->dev_private;
  440. unsigned int tmp;
  441. RING_LOCALS;
  442. BEGIN_LP_RING(I810_DEST_SETUP_SIZE + 2);
  443. tmp = code[I810_DESTREG_DI1];
  444. if (tmp == dev_priv->front_di1 || tmp == dev_priv->back_di1) {
  445. OUT_RING(CMD_OP_DESTBUFFER_INFO);
  446. OUT_RING(tmp);
  447. } else
  448. DRM_DEBUG("bad di1 %x (allow %x or %x)\n",
  449. tmp, dev_priv->front_di1, dev_priv->back_di1);
  450. /* invarient:
  451. */
  452. OUT_RING(CMD_OP_Z_BUFFER_INFO);
  453. OUT_RING(dev_priv->zi1);
  454. OUT_RING(GFX_OP_DESTBUFFER_VARS);
  455. OUT_RING(code[I810_DESTREG_DV1]);
  456. OUT_RING(GFX_OP_DRAWRECT_INFO);
  457. OUT_RING(code[I810_DESTREG_DR1]);
  458. OUT_RING(code[I810_DESTREG_DR2]);
  459. OUT_RING(code[I810_DESTREG_DR3]);
  460. OUT_RING(code[I810_DESTREG_DR4]);
  461. OUT_RING(0);
  462. ADVANCE_LP_RING();
  463. }
  464. static void i810EmitState(struct drm_device *dev)
  465. {
  466. drm_i810_private_t *dev_priv = dev->dev_private;
  467. drm_i810_sarea_t *sarea_priv = dev_priv->sarea_priv;
  468. unsigned int dirty = sarea_priv->dirty;
  469. DRM_DEBUG("%x\n", dirty);
  470. if (dirty & I810_UPLOAD_BUFFERS) {
  471. i810EmitDestVerified(dev, sarea_priv->BufferState);
  472. sarea_priv->dirty &= ~I810_UPLOAD_BUFFERS;
  473. }
  474. if (dirty & I810_UPLOAD_CTX) {
  475. i810EmitContextVerified(dev, sarea_priv->ContextState);
  476. sarea_priv->dirty &= ~I810_UPLOAD_CTX;
  477. }
  478. if (dirty & I810_UPLOAD_TEX0) {
  479. i810EmitTexVerified(dev, sarea_priv->TexState[0]);
  480. sarea_priv->dirty &= ~I810_UPLOAD_TEX0;
  481. }
  482. if (dirty & I810_UPLOAD_TEX1) {
  483. i810EmitTexVerified(dev, sarea_priv->TexState[1]);
  484. sarea_priv->dirty &= ~I810_UPLOAD_TEX1;
  485. }
  486. }
  487. /* need to verify
  488. */
  489. static void i810_dma_dispatch_clear(struct drm_device *dev, int flags,
  490. unsigned int clear_color,
  491. unsigned int clear_zval)
  492. {
  493. drm_i810_private_t *dev_priv = dev->dev_private;
  494. drm_i810_sarea_t *sarea_priv = dev_priv->sarea_priv;
  495. int nbox = sarea_priv->nbox;
  496. struct drm_clip_rect *pbox = sarea_priv->boxes;
  497. int pitch = dev_priv->pitch;
  498. int cpp = 2;
  499. int i;
  500. RING_LOCALS;
  501. if (dev_priv->current_page == 1) {
  502. unsigned int tmp = flags;
  503. flags &= ~(I810_FRONT | I810_BACK);
  504. if (tmp & I810_FRONT)
  505. flags |= I810_BACK;
  506. if (tmp & I810_BACK)
  507. flags |= I810_FRONT;
  508. }
  509. i810_kernel_lost_context(dev);
  510. if (nbox > I810_NR_SAREA_CLIPRECTS)
  511. nbox = I810_NR_SAREA_CLIPRECTS;
  512. for (i = 0; i < nbox; i++, pbox++) {
  513. unsigned int x = pbox->x1;
  514. unsigned int y = pbox->y1;
  515. unsigned int width = (pbox->x2 - x) * cpp;
  516. unsigned int height = pbox->y2 - y;
  517. unsigned int start = y * pitch + x * cpp;
  518. if (pbox->x1 > pbox->x2 ||
  519. pbox->y1 > pbox->y2 ||
  520. pbox->x2 > dev_priv->w || pbox->y2 > dev_priv->h)
  521. continue;
  522. if (flags & I810_FRONT) {
  523. BEGIN_LP_RING(6);
  524. OUT_RING(BR00_BITBLT_CLIENT | BR00_OP_COLOR_BLT | 0x3);
  525. OUT_RING(BR13_SOLID_PATTERN | (0xF0 << 16) | pitch);
  526. OUT_RING((height << 16) | width);
  527. OUT_RING(start);
  528. OUT_RING(clear_color);
  529. OUT_RING(0);
  530. ADVANCE_LP_RING();
  531. }
  532. if (flags & I810_BACK) {
  533. BEGIN_LP_RING(6);
  534. OUT_RING(BR00_BITBLT_CLIENT | BR00_OP_COLOR_BLT | 0x3);
  535. OUT_RING(BR13_SOLID_PATTERN | (0xF0 << 16) | pitch);
  536. OUT_RING((height << 16) | width);
  537. OUT_RING(dev_priv->back_offset + start);
  538. OUT_RING(clear_color);
  539. OUT_RING(0);
  540. ADVANCE_LP_RING();
  541. }
  542. if (flags & I810_DEPTH) {
  543. BEGIN_LP_RING(6);
  544. OUT_RING(BR00_BITBLT_CLIENT | BR00_OP_COLOR_BLT | 0x3);
  545. OUT_RING(BR13_SOLID_PATTERN | (0xF0 << 16) | pitch);
  546. OUT_RING((height << 16) | width);
  547. OUT_RING(dev_priv->depth_offset + start);
  548. OUT_RING(clear_zval);
  549. OUT_RING(0);
  550. ADVANCE_LP_RING();
  551. }
  552. }
  553. }
  554. static void i810_dma_dispatch_swap(struct drm_device *dev)
  555. {
  556. drm_i810_private_t *dev_priv = dev->dev_private;
  557. drm_i810_sarea_t *sarea_priv = dev_priv->sarea_priv;
  558. int nbox = sarea_priv->nbox;
  559. struct drm_clip_rect *pbox = sarea_priv->boxes;
  560. int pitch = dev_priv->pitch;
  561. int cpp = 2;
  562. int i;
  563. RING_LOCALS;
  564. DRM_DEBUG("swapbuffers\n");
  565. i810_kernel_lost_context(dev);
  566. if (nbox > I810_NR_SAREA_CLIPRECTS)
  567. nbox = I810_NR_SAREA_CLIPRECTS;
  568. for (i = 0; i < nbox; i++, pbox++) {
  569. unsigned int w = pbox->x2 - pbox->x1;
  570. unsigned int h = pbox->y2 - pbox->y1;
  571. unsigned int dst = pbox->x1 * cpp + pbox->y1 * pitch;
  572. unsigned int start = dst;
  573. if (pbox->x1 > pbox->x2 ||
  574. pbox->y1 > pbox->y2 ||
  575. pbox->x2 > dev_priv->w || pbox->y2 > dev_priv->h)
  576. continue;
  577. BEGIN_LP_RING(6);
  578. OUT_RING(BR00_BITBLT_CLIENT | BR00_OP_SRC_COPY_BLT | 0x4);
  579. OUT_RING(pitch | (0xCC << 16));
  580. OUT_RING((h << 16) | (w * cpp));
  581. if (dev_priv->current_page == 0)
  582. OUT_RING(dev_priv->front_offset + start);
  583. else
  584. OUT_RING(dev_priv->back_offset + start);
  585. OUT_RING(pitch);
  586. if (dev_priv->current_page == 0)
  587. OUT_RING(dev_priv->back_offset + start);
  588. else
  589. OUT_RING(dev_priv->front_offset + start);
  590. ADVANCE_LP_RING();
  591. }
  592. }
  593. static void i810_dma_dispatch_vertex(struct drm_device *dev,
  594. struct drm_buf *buf, int discard, int used)
  595. {
  596. drm_i810_private_t *dev_priv = dev->dev_private;
  597. drm_i810_buf_priv_t *buf_priv = buf->dev_private;
  598. drm_i810_sarea_t *sarea_priv = dev_priv->sarea_priv;
  599. struct drm_clip_rect *box = sarea_priv->boxes;
  600. int nbox = sarea_priv->nbox;
  601. unsigned long address = (unsigned long)buf->bus_address;
  602. unsigned long start = address - dev->agp->base;
  603. int i = 0;
  604. RING_LOCALS;
  605. i810_kernel_lost_context(dev);
  606. if (nbox > I810_NR_SAREA_CLIPRECTS)
  607. nbox = I810_NR_SAREA_CLIPRECTS;
  608. if (used < 0 || used > 4 * 1024)
  609. used = 0;
  610. if (sarea_priv->dirty)
  611. i810EmitState(dev);
  612. if (buf_priv->currently_mapped == I810_BUF_MAPPED) {
  613. unsigned int prim = (sarea_priv->vertex_prim & PR_MASK);
  614. *(u32 *) buf_priv->kernel_virtual =
  615. ((GFX_OP_PRIMITIVE | prim | ((used / 4) - 2)));
  616. if (used & 4) {
  617. *(u32 *) ((char *) buf_priv->kernel_virtual + used) = 0;
  618. used += 4;
  619. }
  620. i810_unmap_buffer(buf);
  621. }
  622. if (used) {
  623. do {
  624. if (i < nbox) {
  625. BEGIN_LP_RING(4);
  626. OUT_RING(GFX_OP_SCISSOR | SC_UPDATE_SCISSOR |
  627. SC_ENABLE);
  628. OUT_RING(GFX_OP_SCISSOR_INFO);
  629. OUT_RING(box[i].x1 | (box[i].y1 << 16));
  630. OUT_RING((box[i].x2 -
  631. 1) | ((box[i].y2 - 1) << 16));
  632. ADVANCE_LP_RING();
  633. }
  634. BEGIN_LP_RING(4);
  635. OUT_RING(CMD_OP_BATCH_BUFFER);
  636. OUT_RING(start | BB1_PROTECTED);
  637. OUT_RING(start + used - 4);
  638. OUT_RING(0);
  639. ADVANCE_LP_RING();
  640. } while (++i < nbox);
  641. }
  642. if (discard) {
  643. dev_priv->counter++;
  644. (void)cmpxchg(buf_priv->in_use, I810_BUF_CLIENT,
  645. I810_BUF_HARDWARE);
  646. BEGIN_LP_RING(8);
  647. OUT_RING(CMD_STORE_DWORD_IDX);
  648. OUT_RING(20);
  649. OUT_RING(dev_priv->counter);
  650. OUT_RING(CMD_STORE_DWORD_IDX);
  651. OUT_RING(buf_priv->my_use_idx);
  652. OUT_RING(I810_BUF_FREE);
  653. OUT_RING(CMD_REPORT_HEAD);
  654. OUT_RING(0);
  655. ADVANCE_LP_RING();
  656. }
  657. }
  658. static void i810_dma_dispatch_flip(struct drm_device *dev)
  659. {
  660. drm_i810_private_t *dev_priv = dev->dev_private;
  661. int pitch = dev_priv->pitch;
  662. RING_LOCALS;
  663. DRM_DEBUG("page=%d pfCurrentPage=%d\n",
  664. dev_priv->current_page,
  665. dev_priv->sarea_priv->pf_current_page);
  666. i810_kernel_lost_context(dev);
  667. BEGIN_LP_RING(2);
  668. OUT_RING(INST_PARSER_CLIENT | INST_OP_FLUSH | INST_FLUSH_MAP_CACHE);
  669. OUT_RING(0);
  670. ADVANCE_LP_RING();
  671. BEGIN_LP_RING(I810_DEST_SETUP_SIZE + 2);
  672. /* On i815 at least ASYNC is buggy */
  673. /* pitch<<5 is from 11.2.8 p158,
  674. its the pitch / 8 then left shifted 8,
  675. so (pitch >> 3) << 8 */
  676. OUT_RING(CMD_OP_FRONTBUFFER_INFO | (pitch << 5) /*| ASYNC_FLIP */ );
  677. if (dev_priv->current_page == 0) {
  678. OUT_RING(dev_priv->back_offset);
  679. dev_priv->current_page = 1;
  680. } else {
  681. OUT_RING(dev_priv->front_offset);
  682. dev_priv->current_page = 0;
  683. }
  684. OUT_RING(0);
  685. ADVANCE_LP_RING();
  686. BEGIN_LP_RING(2);
  687. OUT_RING(CMD_OP_WAIT_FOR_EVENT | WAIT_FOR_PLANE_A_FLIP);
  688. OUT_RING(0);
  689. ADVANCE_LP_RING();
  690. /* Increment the frame counter. The client-side 3D driver must
  691. * throttle the framerate by waiting for this value before
  692. * performing the swapbuffer ioctl.
  693. */
  694. dev_priv->sarea_priv->pf_current_page = dev_priv->current_page;
  695. }
  696. static void i810_dma_quiescent(struct drm_device *dev)
  697. {
  698. drm_i810_private_t *dev_priv = dev->dev_private;
  699. RING_LOCALS;
  700. i810_kernel_lost_context(dev);
  701. BEGIN_LP_RING(4);
  702. OUT_RING(INST_PARSER_CLIENT | INST_OP_FLUSH | INST_FLUSH_MAP_CACHE);
  703. OUT_RING(CMD_REPORT_HEAD);
  704. OUT_RING(0);
  705. OUT_RING(0);
  706. ADVANCE_LP_RING();
  707. i810_wait_ring(dev, dev_priv->ring.Size - 8);
  708. }
  709. static void i810_flush_queue(struct drm_device *dev)
  710. {
  711. drm_i810_private_t *dev_priv = dev->dev_private;
  712. struct drm_device_dma *dma = dev->dma;
  713. int i;
  714. RING_LOCALS;
  715. i810_kernel_lost_context(dev);
  716. BEGIN_LP_RING(2);
  717. OUT_RING(CMD_REPORT_HEAD);
  718. OUT_RING(0);
  719. ADVANCE_LP_RING();
  720. i810_wait_ring(dev, dev_priv->ring.Size - 8);
  721. for (i = 0; i < dma->buf_count; i++) {
  722. struct drm_buf *buf = dma->buflist[i];
  723. drm_i810_buf_priv_t *buf_priv = buf->dev_private;
  724. int used = cmpxchg(buf_priv->in_use, I810_BUF_HARDWARE,
  725. I810_BUF_FREE);
  726. if (used == I810_BUF_HARDWARE)
  727. DRM_DEBUG("reclaimed from HARDWARE\n");
  728. if (used == I810_BUF_CLIENT)
  729. DRM_DEBUG("still on client\n");
  730. }
  731. return;
  732. }
  733. /* Must be called with the lock held */
  734. void i810_driver_reclaim_buffers(struct drm_device *dev,
  735. struct drm_file *file_priv)
  736. {
  737. struct drm_device_dma *dma = dev->dma;
  738. int i;
  739. if (!dma)
  740. return;
  741. if (!dev->dev_private)
  742. return;
  743. if (!dma->buflist)
  744. return;
  745. i810_flush_queue(dev);
  746. for (i = 0; i < dma->buf_count; i++) {
  747. struct drm_buf *buf = dma->buflist[i];
  748. drm_i810_buf_priv_t *buf_priv = buf->dev_private;
  749. if (buf->file_priv == file_priv && buf_priv) {
  750. int used = cmpxchg(buf_priv->in_use, I810_BUF_CLIENT,
  751. I810_BUF_FREE);
  752. if (used == I810_BUF_CLIENT)
  753. DRM_DEBUG("reclaimed from client\n");
  754. if (buf_priv->currently_mapped == I810_BUF_MAPPED)
  755. buf_priv->currently_mapped = I810_BUF_UNMAPPED;
  756. }
  757. }
  758. }
  759. static int i810_flush_ioctl(struct drm_device *dev, void *data,
  760. struct drm_file *file_priv)
  761. {
  762. LOCK_TEST_WITH_RETURN(dev, file_priv);
  763. i810_flush_queue(dev);
  764. return 0;
  765. }
  766. static int i810_dma_vertex(struct drm_device *dev, void *data,
  767. struct drm_file *file_priv)
  768. {
  769. struct drm_device_dma *dma = dev->dma;
  770. drm_i810_private_t *dev_priv = (drm_i810_private_t *) dev->dev_private;
  771. u32 *hw_status = dev_priv->hw_status_page;
  772. drm_i810_sarea_t *sarea_priv = (drm_i810_sarea_t *)
  773. dev_priv->sarea_priv;
  774. drm_i810_vertex_t *vertex = data;
  775. LOCK_TEST_WITH_RETURN(dev, file_priv);
  776. DRM_DEBUG("idx %d used %d discard %d\n",
  777. vertex->idx, vertex->used, vertex->discard);
  778. if (vertex->idx < 0 || vertex->idx >= dma->buf_count)
  779. return -EINVAL;
  780. i810_dma_dispatch_vertex(dev,
  781. dma->buflist[vertex->idx],
  782. vertex->discard, vertex->used);
  783. sarea_priv->last_enqueue = dev_priv->counter - 1;
  784. sarea_priv->last_dispatch = (int)hw_status[5];
  785. return 0;
  786. }
  787. static int i810_clear_bufs(struct drm_device *dev, void *data,
  788. struct drm_file *file_priv)
  789. {
  790. drm_i810_clear_t *clear = data;
  791. LOCK_TEST_WITH_RETURN(dev, file_priv);
  792. /* GH: Someone's doing nasty things... */
  793. if (!dev->dev_private)
  794. return -EINVAL;
  795. i810_dma_dispatch_clear(dev, clear->flags,
  796. clear->clear_color, clear->clear_depth);
  797. return 0;
  798. }
  799. static int i810_swap_bufs(struct drm_device *dev, void *data,
  800. struct drm_file *file_priv)
  801. {
  802. DRM_DEBUG("\n");
  803. LOCK_TEST_WITH_RETURN(dev, file_priv);
  804. i810_dma_dispatch_swap(dev);
  805. return 0;
  806. }
  807. static int i810_getage(struct drm_device *dev, void *data,
  808. struct drm_file *file_priv)
  809. {
  810. drm_i810_private_t *dev_priv = (drm_i810_private_t *) dev->dev_private;
  811. u32 *hw_status = dev_priv->hw_status_page;
  812. drm_i810_sarea_t *sarea_priv = (drm_i810_sarea_t *)
  813. dev_priv->sarea_priv;
  814. sarea_priv->last_dispatch = (int)hw_status[5];
  815. return 0;
  816. }
  817. static int i810_getbuf(struct drm_device *dev, void *data,
  818. struct drm_file *file_priv)
  819. {
  820. int retcode = 0;
  821. drm_i810_dma_t *d = data;
  822. drm_i810_private_t *dev_priv = (drm_i810_private_t *) dev->dev_private;
  823. u32 *hw_status = dev_priv->hw_status_page;
  824. drm_i810_sarea_t *sarea_priv = (drm_i810_sarea_t *)
  825. dev_priv->sarea_priv;
  826. LOCK_TEST_WITH_RETURN(dev, file_priv);
  827. d->granted = 0;
  828. retcode = i810_dma_get_buffer(dev, d, file_priv);
  829. DRM_DEBUG("i810_dma: %d returning %d, granted = %d\n",
  830. task_pid_nr(current), retcode, d->granted);
  831. sarea_priv->last_dispatch = (int)hw_status[5];
  832. return retcode;
  833. }
  834. static int i810_copybuf(struct drm_device *dev, void *data,
  835. struct drm_file *file_priv)
  836. {
  837. /* Never copy - 2.4.x doesn't need it */
  838. return 0;
  839. }
  840. static int i810_docopy(struct drm_device *dev, void *data,
  841. struct drm_file *file_priv)
  842. {
  843. /* Never copy - 2.4.x doesn't need it */
  844. return 0;
  845. }
  846. static void i810_dma_dispatch_mc(struct drm_device *dev, struct drm_buf *buf, int used,
  847. unsigned int last_render)
  848. {
  849. drm_i810_private_t *dev_priv = dev->dev_private;
  850. drm_i810_buf_priv_t *buf_priv = buf->dev_private;
  851. drm_i810_sarea_t *sarea_priv = dev_priv->sarea_priv;
  852. unsigned long address = (unsigned long)buf->bus_address;
  853. unsigned long start = address - dev->agp->base;
  854. int u;
  855. RING_LOCALS;
  856. i810_kernel_lost_context(dev);
  857. u = cmpxchg(buf_priv->in_use, I810_BUF_CLIENT, I810_BUF_HARDWARE);
  858. if (u != I810_BUF_CLIENT)
  859. DRM_DEBUG("MC found buffer that isn't mine!\n");
  860. if (used < 0 || used > 4 * 1024)
  861. used = 0;
  862. sarea_priv->dirty = 0x7f;
  863. DRM_DEBUG("addr 0x%lx, used 0x%x\n", address, used);
  864. dev_priv->counter++;
  865. DRM_DEBUG("dispatch counter : %ld\n", dev_priv->counter);
  866. DRM_DEBUG("start : %lx\n", start);
  867. DRM_DEBUG("used : %d\n", used);
  868. DRM_DEBUG("start + used - 4 : %ld\n", start + used - 4);
  869. if (buf_priv->currently_mapped == I810_BUF_MAPPED) {
  870. if (used & 4) {
  871. *(u32 *) ((char *) buf_priv->virtual + used) = 0;
  872. used += 4;
  873. }
  874. i810_unmap_buffer(buf);
  875. }
  876. BEGIN_LP_RING(4);
  877. OUT_RING(CMD_OP_BATCH_BUFFER);
  878. OUT_RING(start | BB1_PROTECTED);
  879. OUT_RING(start + used - 4);
  880. OUT_RING(0);
  881. ADVANCE_LP_RING();
  882. BEGIN_LP_RING(8);
  883. OUT_RING(CMD_STORE_DWORD_IDX);
  884. OUT_RING(buf_priv->my_use_idx);
  885. OUT_RING(I810_BUF_FREE);
  886. OUT_RING(0);
  887. OUT_RING(CMD_STORE_DWORD_IDX);
  888. OUT_RING(16);
  889. OUT_RING(last_render);
  890. OUT_RING(0);
  891. ADVANCE_LP_RING();
  892. }
  893. static int i810_dma_mc(struct drm_device *dev, void *data,
  894. struct drm_file *file_priv)
  895. {
  896. struct drm_device_dma *dma = dev->dma;
  897. drm_i810_private_t *dev_priv = (drm_i810_private_t *) dev->dev_private;
  898. u32 *hw_status = dev_priv->hw_status_page;
  899. drm_i810_sarea_t *sarea_priv = (drm_i810_sarea_t *)
  900. dev_priv->sarea_priv;
  901. drm_i810_mc_t *mc = data;
  902. LOCK_TEST_WITH_RETURN(dev, file_priv);
  903. if (mc->idx >= dma->buf_count || mc->idx < 0)
  904. return -EINVAL;
  905. i810_dma_dispatch_mc(dev, dma->buflist[mc->idx], mc->used,
  906. mc->last_render);
  907. sarea_priv->last_enqueue = dev_priv->counter - 1;
  908. sarea_priv->last_dispatch = (int)hw_status[5];
  909. return 0;
  910. }
  911. static int i810_rstatus(struct drm_device *dev, void *data,
  912. struct drm_file *file_priv)
  913. {
  914. drm_i810_private_t *dev_priv = (drm_i810_private_t *) dev->dev_private;
  915. return (int)(((u32 *) (dev_priv->hw_status_page))[4]);
  916. }
  917. static int i810_ov0_info(struct drm_device *dev, void *data,
  918. struct drm_file *file_priv)
  919. {
  920. drm_i810_private_t *dev_priv = (drm_i810_private_t *) dev->dev_private;
  921. drm_i810_overlay_t *ov = data;
  922. ov->offset = dev_priv->overlay_offset;
  923. ov->physical = dev_priv->overlay_physical;
  924. return 0;
  925. }
  926. static int i810_fstatus(struct drm_device *dev, void *data,
  927. struct drm_file *file_priv)
  928. {
  929. drm_i810_private_t *dev_priv = (drm_i810_private_t *) dev->dev_private;
  930. LOCK_TEST_WITH_RETURN(dev, file_priv);
  931. return I810_READ(0x30008);
  932. }
  933. static int i810_ov0_flip(struct drm_device *dev, void *data,
  934. struct drm_file *file_priv)
  935. {
  936. drm_i810_private_t *dev_priv = (drm_i810_private_t *) dev->dev_private;
  937. LOCK_TEST_WITH_RETURN(dev, file_priv);
  938. /* Tell the overlay to update */
  939. I810_WRITE(0x30000, dev_priv->overlay_physical | 0x80000000);
  940. return 0;
  941. }
  942. /* Not sure why this isn't set all the time:
  943. */
  944. static void i810_do_init_pageflip(struct drm_device *dev)
  945. {
  946. drm_i810_private_t *dev_priv = dev->dev_private;
  947. DRM_DEBUG("\n");
  948. dev_priv->page_flipping = 1;
  949. dev_priv->current_page = 0;
  950. dev_priv->sarea_priv->pf_current_page = dev_priv->current_page;
  951. }
  952. static int i810_do_cleanup_pageflip(struct drm_device *dev)
  953. {
  954. drm_i810_private_t *dev_priv = dev->dev_private;
  955. DRM_DEBUG("\n");
  956. if (dev_priv->current_page != 0)
  957. i810_dma_dispatch_flip(dev);
  958. dev_priv->page_flipping = 0;
  959. return 0;
  960. }
  961. static int i810_flip_bufs(struct drm_device *dev, void *data,
  962. struct drm_file *file_priv)
  963. {
  964. drm_i810_private_t *dev_priv = dev->dev_private;
  965. DRM_DEBUG("\n");
  966. LOCK_TEST_WITH_RETURN(dev, file_priv);
  967. if (!dev_priv->page_flipping)
  968. i810_do_init_pageflip(dev);
  969. i810_dma_dispatch_flip(dev);
  970. return 0;
  971. }
  972. int i810_driver_load(struct drm_device *dev, unsigned long flags)
  973. {
  974. struct pci_dev *pdev = to_pci_dev(dev->dev);
  975. dev->agp = drm_legacy_agp_init(dev);
  976. if (dev->agp) {
  977. dev->agp->agp_mtrr = arch_phys_wc_add(
  978. dev->agp->agp_info.aper_base,
  979. dev->agp->agp_info.aper_size *
  980. 1024 * 1024);
  981. }
  982. /* Our userspace depends upon the agp mapping support. */
  983. if (!dev->agp)
  984. return -EINVAL;
  985. pci_set_master(pdev);
  986. return 0;
  987. }
  988. void i810_driver_lastclose(struct drm_device *dev)
  989. {
  990. i810_dma_cleanup(dev);
  991. }
  992. void i810_driver_preclose(struct drm_device *dev, struct drm_file *file_priv)
  993. {
  994. if (dev->dev_private) {
  995. drm_i810_private_t *dev_priv = dev->dev_private;
  996. if (dev_priv->page_flipping)
  997. i810_do_cleanup_pageflip(dev);
  998. }
  999. if (file_priv->master && file_priv->master->lock.hw_lock) {
  1000. drm_legacy_idlelock_take(&file_priv->master->lock);
  1001. i810_driver_reclaim_buffers(dev, file_priv);
  1002. drm_legacy_idlelock_release(&file_priv->master->lock);
  1003. } else {
  1004. /* master disappeared, clean up stuff anyway and hope nothing
  1005. * goes wrong */
  1006. i810_driver_reclaim_buffers(dev, file_priv);
  1007. }
  1008. }
  1009. int i810_driver_dma_quiescent(struct drm_device *dev)
  1010. {
  1011. i810_dma_quiescent(dev);
  1012. return 0;
  1013. }
  1014. const struct drm_ioctl_desc i810_ioctls[] = {
  1015. DRM_IOCTL_DEF_DRV(I810_INIT, i810_dma_init, DRM_AUTH|DRM_MASTER|DRM_ROOT_ONLY|DRM_UNLOCKED),
  1016. DRM_IOCTL_DEF_DRV(I810_VERTEX, i810_dma_vertex, DRM_AUTH|DRM_UNLOCKED),
  1017. DRM_IOCTL_DEF_DRV(I810_CLEAR, i810_clear_bufs, DRM_AUTH|DRM_UNLOCKED),
  1018. DRM_IOCTL_DEF_DRV(I810_FLUSH, i810_flush_ioctl, DRM_AUTH|DRM_UNLOCKED),
  1019. DRM_IOCTL_DEF_DRV(I810_GETAGE, i810_getage, DRM_AUTH|DRM_UNLOCKED),
  1020. DRM_IOCTL_DEF_DRV(I810_GETBUF, i810_getbuf, DRM_AUTH|DRM_UNLOCKED),
  1021. DRM_IOCTL_DEF_DRV(I810_SWAP, i810_swap_bufs, DRM_AUTH|DRM_UNLOCKED),
  1022. DRM_IOCTL_DEF_DRV(I810_COPY, i810_copybuf, DRM_AUTH|DRM_UNLOCKED),
  1023. DRM_IOCTL_DEF_DRV(I810_DOCOPY, i810_docopy, DRM_AUTH|DRM_UNLOCKED),
  1024. DRM_IOCTL_DEF_DRV(I810_OV0INFO, i810_ov0_info, DRM_AUTH|DRM_UNLOCKED),
  1025. DRM_IOCTL_DEF_DRV(I810_FSTATUS, i810_fstatus, DRM_AUTH|DRM_UNLOCKED),
  1026. DRM_IOCTL_DEF_DRV(I810_OV0FLIP, i810_ov0_flip, DRM_AUTH|DRM_UNLOCKED),
  1027. DRM_IOCTL_DEF_DRV(I810_MC, i810_dma_mc, DRM_AUTH|DRM_MASTER|DRM_ROOT_ONLY|DRM_UNLOCKED),
  1028. DRM_IOCTL_DEF_DRV(I810_RSTATUS, i810_rstatus, DRM_AUTH|DRM_UNLOCKED),
  1029. DRM_IOCTL_DEF_DRV(I810_FLIP, i810_flip_bufs, DRM_AUTH|DRM_UNLOCKED),
  1030. };
  1031. int i810_max_ioctl = ARRAY_SIZE(i810_ioctls);