Kconfig 5.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156
  1. # SPDX-License-Identifier: GPL-2.0-only
  2. menuconfig PM_DEVFREQ
  3. bool "Generic Dynamic Voltage and Frequency Scaling (DVFS) support"
  4. select SRCU
  5. select PM_OPP
  6. help
  7. A device may have a list of frequencies and voltages available.
  8. devfreq, a generic DVFS framework can be registered for a device
  9. in order to let the governor provided to devfreq choose an
  10. operating frequency based on the device driver's policy.
  11. Each device may have its own governor and policy. Devfreq can
  12. reevaluate the device state periodically and/or based on the
  13. notification to "nb", a notifier block, of devfreq.
  14. Like some CPUs with CPUfreq, a device may have multiple clocks.
  15. However, because the clock frequencies of a single device are
  16. determined by the single device's state, an instance of devfreq
  17. is attached to a single device and returns a "representative"
  18. clock frequency of the device, which is also attached
  19. to a device by 1-to-1. The device registering devfreq takes the
  20. responsibility to "interpret" the representative frequency and
  21. to set its every clock accordingly with the "target" callback
  22. given to devfreq.
  23. When OPP is used with the devfreq device, it is recommended to
  24. register devfreq's nb to the OPP's notifier head. If OPP is
  25. used with the devfreq device, you may use OPP helper
  26. functions defined in devfreq.h.
  27. if PM_DEVFREQ
  28. comment "DEVFREQ Governors"
  29. config DEVFREQ_GOV_SIMPLE_ONDEMAND
  30. tristate "Simple Ondemand"
  31. help
  32. Chooses frequency based on the recent load on the device. Works
  33. similar as ONDEMAND governor of CPUFREQ does. A device with
  34. Simple-Ondemand should be able to provide busy/total counter
  35. values that imply the usage rate. A device may provide tuned
  36. values to the governor with data field at devfreq_add_device().
  37. config DEVFREQ_GOV_PERFORMANCE
  38. tristate "Performance"
  39. help
  40. Sets the frequency at the maximum available frequency.
  41. This governor always returns UINT_MAX as frequency so that
  42. the DEVFREQ framework returns the highest frequency available
  43. at any time.
  44. config DEVFREQ_GOV_POWERSAVE
  45. tristate "Powersave"
  46. help
  47. Sets the frequency at the minimum available frequency.
  48. This governor always returns 0 as frequency so that
  49. the DEVFREQ framework returns the lowest frequency available
  50. at any time.
  51. config DEVFREQ_GOV_USERSPACE
  52. tristate "Userspace"
  53. help
  54. Sets the frequency at the user specified one.
  55. This governor returns the user configured frequency if there
  56. has been an input to /sys/devices/.../userspace/set_freq.
  57. Otherwise, the governor does not change the frequency
  58. given at the initialization.
  59. config DEVFREQ_GOV_PASSIVE
  60. tristate "Passive"
  61. help
  62. Sets the frequency based on the frequency of its parent devfreq
  63. device. This governor does not change the frequency by itself
  64. through sysfs entries. The passive governor recommends that
  65. devfreq device uses the OPP table to get the frequency/voltage.
  66. comment "DEVFREQ Drivers"
  67. config ARM_EXYNOS_BUS_DEVFREQ
  68. tristate "ARM Exynos Generic Memory Bus DEVFREQ Driver"
  69. depends on ARCH_EXYNOS || COMPILE_TEST
  70. select DEVFREQ_GOV_SIMPLE_ONDEMAND
  71. select DEVFREQ_GOV_PASSIVE
  72. select DEVFREQ_EVENT_EXYNOS_PPMU
  73. select PM_DEVFREQ_EVENT
  74. help
  75. This adds the common DEVFREQ driver for Exynos Memory bus. Exynos
  76. Memory bus has one more group of memory bus (e.g, MIF and INT block).
  77. Each memory bus group could contain many memoby bus block. It reads
  78. PPMU counters of memory controllers by using DEVFREQ-event device
  79. and adjusts the operating frequencies and voltages with OPP support.
  80. This does not yet operate with optimal voltages.
  81. config ARM_IMX_BUS_DEVFREQ
  82. tristate "i.MX Generic Bus DEVFREQ Driver"
  83. depends on ARCH_MXC || COMPILE_TEST
  84. select DEVFREQ_GOV_USERSPACE
  85. help
  86. This adds the generic DEVFREQ driver for i.MX interconnects. It
  87. allows adjusting NIC/NOC frequency.
  88. config ARM_IMX8M_DDRC_DEVFREQ
  89. tristate "i.MX8M DDRC DEVFREQ Driver"
  90. depends on (ARCH_MXC && HAVE_ARM_SMCCC) || \
  91. (COMPILE_TEST && HAVE_ARM_SMCCC)
  92. select DEVFREQ_GOV_USERSPACE
  93. help
  94. This adds the DEVFREQ driver for the i.MX8M DDR Controller. It allows
  95. adjusting DRAM frequency.
  96. config ARM_TEGRA_DEVFREQ
  97. tristate "NVIDIA Tegra30/114/124/210 DEVFREQ Driver"
  98. depends on ARCH_TEGRA_3x_SOC || ARCH_TEGRA_114_SOC || \
  99. ARCH_TEGRA_132_SOC || ARCH_TEGRA_124_SOC || \
  100. ARCH_TEGRA_210_SOC || \
  101. COMPILE_TEST
  102. depends on COMMON_CLK
  103. help
  104. This adds the DEVFREQ driver for the Tegra family of SoCs.
  105. It reads ACTMON counters of memory controllers and adjusts the
  106. operating frequencies and voltages with OPP support.
  107. config ARM_MEDIATEK_CCI_DEVFREQ
  108. tristate "MEDIATEK CCI DEVFREQ Driver"
  109. depends on ARM_MEDIATEK_CPUFREQ || COMPILE_TEST
  110. select DEVFREQ_GOV_PASSIVE
  111. help
  112. This adds a devfreq driver for MediaTek Cache Coherent Interconnect
  113. which is shared the same regulators with the cpu cluster. It can track
  114. buck voltages and update a proper CCI frequency. Use the notification
  115. to get the regulator status.
  116. config ARM_RK3399_DMC_DEVFREQ
  117. tristate "ARM RK3399 DMC DEVFREQ Driver"
  118. depends on (ARCH_ROCKCHIP && HAVE_ARM_SMCCC) || \
  119. (COMPILE_TEST && HAVE_ARM_SMCCC)
  120. select DEVFREQ_EVENT_ROCKCHIP_DFI
  121. select DEVFREQ_GOV_SIMPLE_ONDEMAND
  122. select PM_DEVFREQ_EVENT
  123. help
  124. This adds the DEVFREQ driver for the RK3399 DMC(Dynamic Memory Controller).
  125. It sets the frequency for the memory controller and reads the usage counts
  126. from hardware.
  127. config ARM_SUN8I_A33_MBUS_DEVFREQ
  128. tristate "sun8i/sun50i MBUS DEVFREQ Driver"
  129. depends on ARCH_SUNXI || COMPILE_TEST
  130. depends on COMMON_CLK
  131. select DEVFREQ_GOV_SIMPLE_ONDEMAND
  132. help
  133. This adds the DEVFREQ driver for the MBUS controller in some
  134. Allwinner sun8i (A33 through H3) and sun50i (A64 and H5) SoCs.
  135. source "drivers/devfreq/event/Kconfig"
  136. endif # PM_DEVFREQ