| 1234567891011121314151617181920212223242526272829303132 |
- /* SPDX-License-Identifier: GPL-2.0-only
- * Copyright (C) 2020 Marvell.
- */
- #ifndef __OTX2_CPTVF_H
- #define __OTX2_CPTVF_H
- #include "mbox.h"
- #include "otx2_cptlf.h"
- struct otx2_cptvf_dev {
- void __iomem *reg_base; /* Register start address */
- void __iomem *pfvf_mbox_base; /* PF-VF mbox start address */
- struct pci_dev *pdev; /* PCI device handle */
- struct otx2_cptlfs_info lfs; /* CPT LFs attached to this VF */
- u8 vf_id; /* Virtual function index */
- /* PF <=> VF mbox */
- struct otx2_mbox pfvf_mbox;
- struct work_struct pfvf_mbox_work;
- struct workqueue_struct *pfvf_mbox_wq;
- void *bbuf_base;
- unsigned long cap_flag;
- };
- irqreturn_t otx2_cptvf_pfvf_mbox_intr(int irq, void *arg);
- void otx2_cptvf_pfvf_mbox_handler(struct work_struct *work);
- int otx2_cptvf_send_eng_grp_num_msg(struct otx2_cptvf_dev *cptvf, int eng_type);
- int otx2_cptvf_send_kvf_limits_msg(struct otx2_cptvf_dev *cptvf);
- int otx2_cpt_mbox_bbuf_init(struct otx2_cptvf_dev *cptvf, struct pci_dev *pdev);
- #endif /* __OTX2_CPTVF_H */
|
