clk-uniphier-mux.c 2.0 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586
  1. // SPDX-License-Identifier: GPL-2.0-or-later
  2. /*
  3. * Copyright (C) 2016 Socionext Inc.
  4. * Author: Masahiro Yamada <[email protected]>
  5. */
  6. #include <linux/clk-provider.h>
  7. #include <linux/device.h>
  8. #include <linux/regmap.h>
  9. #include "clk-uniphier.h"
  10. struct uniphier_clk_mux {
  11. struct clk_hw hw;
  12. struct regmap *regmap;
  13. unsigned int reg;
  14. const unsigned int *masks;
  15. const unsigned int *vals;
  16. };
  17. #define to_uniphier_clk_mux(_hw) container_of(_hw, struct uniphier_clk_mux, hw)
  18. static int uniphier_clk_mux_set_parent(struct clk_hw *hw, u8 index)
  19. {
  20. struct uniphier_clk_mux *mux = to_uniphier_clk_mux(hw);
  21. return regmap_write_bits(mux->regmap, mux->reg, mux->masks[index],
  22. mux->vals[index]);
  23. }
  24. static u8 uniphier_clk_mux_get_parent(struct clk_hw *hw)
  25. {
  26. struct uniphier_clk_mux *mux = to_uniphier_clk_mux(hw);
  27. unsigned int num_parents = clk_hw_get_num_parents(hw);
  28. int ret;
  29. unsigned int val;
  30. unsigned int i;
  31. ret = regmap_read(mux->regmap, mux->reg, &val);
  32. if (ret)
  33. return ret;
  34. for (i = 0; i < num_parents; i++)
  35. if ((mux->masks[i] & val) == mux->vals[i])
  36. return i;
  37. return -EINVAL;
  38. }
  39. static const struct clk_ops uniphier_clk_mux_ops = {
  40. .determine_rate = __clk_mux_determine_rate,
  41. .set_parent = uniphier_clk_mux_set_parent,
  42. .get_parent = uniphier_clk_mux_get_parent,
  43. };
  44. struct clk_hw *uniphier_clk_register_mux(struct device *dev,
  45. struct regmap *regmap,
  46. const char *name,
  47. const struct uniphier_clk_mux_data *data)
  48. {
  49. struct uniphier_clk_mux *mux;
  50. struct clk_init_data init;
  51. int ret;
  52. mux = devm_kzalloc(dev, sizeof(*mux), GFP_KERNEL);
  53. if (!mux)
  54. return ERR_PTR(-ENOMEM);
  55. init.name = name;
  56. init.ops = &uniphier_clk_mux_ops;
  57. init.flags = CLK_SET_RATE_PARENT;
  58. init.parent_names = data->parent_names;
  59. init.num_parents = data->num_parents;
  60. mux->regmap = regmap;
  61. mux->reg = data->reg;
  62. mux->masks = data->masks;
  63. mux->vals = data->vals;
  64. mux->hw.init = &init;
  65. ret = devm_clk_hw_register(dev, &mux->hw);
  66. if (ret)
  67. return ERR_PTR(ret);
  68. return &mux->hw;
  69. }