Kconfig 5.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232
  1. # SPDX-License-Identifier: GPL-2.0
  2. config CLK_RENESAS
  3. bool "Renesas SoC clock support" if COMPILE_TEST && !ARCH_RENESAS
  4. default y if ARCH_RENESAS
  5. select CLK_EMEV2 if ARCH_EMEV2
  6. select CLK_RZA1 if ARCH_R7S72100
  7. select CLK_R7S9210 if ARCH_R7S9210
  8. select CLK_R8A73A4 if ARCH_R8A73A4
  9. select CLK_R8A7740 if ARCH_R8A7740
  10. select CLK_R8A7742 if ARCH_R8A7742
  11. select CLK_R8A7743 if ARCH_R8A7743 || ARCH_R8A7744
  12. select CLK_R8A7745 if ARCH_R8A7745
  13. select CLK_R8A77470 if ARCH_R8A77470
  14. select CLK_R8A774A1 if ARCH_R8A774A1
  15. select CLK_R8A774B1 if ARCH_R8A774B1
  16. select CLK_R8A774C0 if ARCH_R8A774C0
  17. select CLK_R8A774E1 if ARCH_R8A774E1
  18. select CLK_R8A7778 if ARCH_R8A7778
  19. select CLK_R8A7779 if ARCH_R8A7779
  20. select CLK_R8A7790 if ARCH_R8A7790
  21. select CLK_R8A7791 if ARCH_R8A7791 || ARCH_R8A7793
  22. select CLK_R8A7792 if ARCH_R8A7792
  23. select CLK_R8A7794 if ARCH_R8A7794
  24. select CLK_R8A7795 if ARCH_R8A77951
  25. select CLK_R8A77960 if ARCH_R8A77960
  26. select CLK_R8A77961 if ARCH_R8A77961
  27. select CLK_R8A77965 if ARCH_R8A77965
  28. select CLK_R8A77970 if ARCH_R8A77970
  29. select CLK_R8A77980 if ARCH_R8A77980
  30. select CLK_R8A77990 if ARCH_R8A77990
  31. select CLK_R8A77995 if ARCH_R8A77995
  32. select CLK_R8A779A0 if ARCH_R8A779A0
  33. select CLK_R8A779F0 if ARCH_R8A779F0
  34. select CLK_R8A779G0 if ARCH_R8A779G0
  35. select CLK_R9A06G032 if ARCH_R9A06G032
  36. select CLK_R9A07G043 if ARCH_R9A07G043
  37. select CLK_R9A07G044 if ARCH_R9A07G044
  38. select CLK_R9A07G054 if ARCH_R9A07G054
  39. select CLK_R9A09G011 if ARCH_R9A09G011
  40. select CLK_SH73A0 if ARCH_SH73A0
  41. if CLK_RENESAS
  42. # SoC
  43. config CLK_EMEV2
  44. bool "Emma Mobile EV2 clock support" if COMPILE_TEST
  45. config CLK_RZA1
  46. bool "RZ/A1H clock support" if COMPILE_TEST
  47. select CLK_RENESAS_CPG_MSTP
  48. config CLK_R7S9210
  49. bool "RZ/A2 clock support" if COMPILE_TEST
  50. select CLK_RENESAS_CPG_MSSR
  51. config CLK_R8A73A4
  52. bool "R-Mobile APE6 clock support" if COMPILE_TEST
  53. select CLK_RENESAS_CPG_MSTP
  54. select CLK_RENESAS_DIV6
  55. config CLK_R8A7740
  56. bool "R-Mobile A1 clock support" if COMPILE_TEST
  57. select CLK_RENESAS_CPG_MSTP
  58. select CLK_RENESAS_DIV6
  59. config CLK_R8A7742
  60. bool "RZ/G1H clock support" if COMPILE_TEST
  61. select CLK_RCAR_GEN2_CPG
  62. config CLK_R8A7743
  63. bool "RZ/G1M clock support" if COMPILE_TEST
  64. select CLK_RCAR_GEN2_CPG
  65. config CLK_R8A7745
  66. bool "RZ/G1E clock support" if COMPILE_TEST
  67. select CLK_RCAR_GEN2_CPG
  68. config CLK_R8A77470
  69. bool "RZ/G1C clock support" if COMPILE_TEST
  70. select CLK_RCAR_GEN2_CPG
  71. config CLK_R8A774A1
  72. bool "RZ/G2M clock support" if COMPILE_TEST
  73. select CLK_RCAR_GEN3_CPG
  74. config CLK_R8A774B1
  75. bool "RZ/G2N clock support" if COMPILE_TEST
  76. select CLK_RCAR_GEN3_CPG
  77. config CLK_R8A774C0
  78. bool "RZ/G2E clock support" if COMPILE_TEST
  79. select CLK_RCAR_GEN3_CPG
  80. config CLK_R8A774E1
  81. bool "RZ/G2H clock support" if COMPILE_TEST
  82. select CLK_RCAR_GEN3_CPG
  83. config CLK_R8A7778
  84. bool "R-Car M1A clock support" if COMPILE_TEST
  85. select CLK_RENESAS_CPG_MSTP
  86. config CLK_R8A7779
  87. bool "R-Car H1 clock support" if COMPILE_TEST
  88. select CLK_RENESAS_CPG_MSTP
  89. config CLK_R8A7790
  90. bool "R-Car H2 clock support" if COMPILE_TEST
  91. select CLK_RCAR_GEN2_CPG
  92. config CLK_R8A7791
  93. bool "R-Car M2-W/N clock support" if COMPILE_TEST
  94. select CLK_RCAR_GEN2_CPG
  95. config CLK_R8A7792
  96. bool "R-Car V2H clock support" if COMPILE_TEST
  97. select CLK_RCAR_GEN2_CPG
  98. config CLK_R8A7794
  99. bool "R-Car E2 clock support" if COMPILE_TEST
  100. select CLK_RCAR_GEN2_CPG
  101. config CLK_R8A7795
  102. bool "R-Car H3 clock support" if COMPILE_TEST
  103. select CLK_RCAR_GEN3_CPG
  104. config CLK_R8A77960
  105. bool "R-Car M3-W clock support" if COMPILE_TEST
  106. select CLK_RCAR_GEN3_CPG
  107. config CLK_R8A77961
  108. bool "R-Car M3-W+ clock support" if COMPILE_TEST
  109. select CLK_RCAR_GEN3_CPG
  110. config CLK_R8A77965
  111. bool "R-Car M3-N clock support" if COMPILE_TEST
  112. select CLK_RCAR_GEN3_CPG
  113. config CLK_R8A77970
  114. bool "R-Car V3M clock support" if COMPILE_TEST
  115. select CLK_RCAR_GEN3_CPG
  116. config CLK_R8A77980
  117. bool "R-Car V3H clock support" if COMPILE_TEST
  118. select CLK_RCAR_GEN3_CPG
  119. config CLK_R8A77990
  120. bool "R-Car E3 clock support" if COMPILE_TEST
  121. select CLK_RCAR_GEN3_CPG
  122. config CLK_R8A77995
  123. bool "R-Car D3 clock support" if COMPILE_TEST
  124. select CLK_RCAR_GEN3_CPG
  125. config CLK_R8A779A0
  126. bool "R-Car V3U clock support" if COMPILE_TEST
  127. select CLK_RCAR_GEN4_CPG
  128. config CLK_R8A779F0
  129. bool "R-Car S4-8 clock support" if COMPILE_TEST
  130. select CLK_RCAR_GEN4_CPG
  131. config CLK_R8A779G0
  132. bool "R-Car V4H clock support" if COMPILE_TEST
  133. select CLK_RCAR_GEN4_CPG
  134. config CLK_R9A06G032
  135. bool "RZ/N1D clock support" if COMPILE_TEST
  136. config CLK_R9A07G043
  137. bool "RZ/G2UL clock support" if COMPILE_TEST
  138. select CLK_RZG2L
  139. config CLK_R9A07G044
  140. bool "RZ/G2L clock support" if COMPILE_TEST
  141. select CLK_RZG2L
  142. config CLK_R9A07G054
  143. bool "RZ/V2L clock support" if COMPILE_TEST
  144. select CLK_RZG2L
  145. config CLK_R9A09G011
  146. bool "RZ/V2M clock support" if COMPILE_TEST
  147. select CLK_RZG2L
  148. config CLK_SH73A0
  149. bool "SH-Mobile AG5 clock support" if COMPILE_TEST
  150. select CLK_RENESAS_CPG_MSTP
  151. select CLK_RENESAS_DIV6
  152. # Family
  153. config CLK_RCAR_CPG_LIB
  154. bool "CPG/MSSR library functions" if COMPILE_TEST
  155. config CLK_RCAR_GEN2_CPG
  156. bool "R-Car Gen2 CPG clock support" if COMPILE_TEST
  157. select CLK_RENESAS_CPG_MSSR
  158. config CLK_RCAR_GEN3_CPG
  159. bool "R-Car Gen3 and RZ/G2 CPG clock support" if COMPILE_TEST
  160. select CLK_RCAR_CPG_LIB
  161. select CLK_RENESAS_CPG_MSSR
  162. config CLK_RCAR_GEN4_CPG
  163. bool "R-Car Gen4 clock support" if COMPILE_TEST
  164. select CLK_RCAR_CPG_LIB
  165. select CLK_RENESAS_CPG_MSSR
  166. config CLK_RCAR_USB2_CLOCK_SEL
  167. bool "Renesas R-Car USB2 clock selector support"
  168. depends on ARCH_RENESAS || COMPILE_TEST
  169. select RESET_CONTROLLER
  170. help
  171. This is a driver for R-Car USB2 clock selector
  172. config CLK_RZG2L
  173. bool "Renesas RZ/{G2L,G2UL,V2L} family clock support" if COMPILE_TEST
  174. select RESET_CONTROLLER
  175. # Generic
  176. config CLK_RENESAS_CPG_MSSR
  177. bool "CPG/MSSR clock support" if COMPILE_TEST
  178. select CLK_RENESAS_DIV6
  179. config CLK_RENESAS_CPG_MSTP
  180. bool "MSTP clock support" if COMPILE_TEST
  181. config CLK_RENESAS_DIV6
  182. bool "DIV6 clock support" if COMPILE_TEST
  183. endif # CLK_RENESAS