1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462146314641465146614671468146914701471147214731474147514761477147814791480148114821483148414851486148714881489149014911492149314941495149614971498149915001501150215031504150515061507150815091510151115121513151415151516151715181519152015211522152315241525152615271528152915301531153215331534153515361537153815391540154115421543154415451546154715481549155015511552155315541555155615571558155915601561156215631564156515661567156815691570157115721573157415751576157715781579158015811582158315841585158615871588158915901591159215931594159515961597159815991600160116021603160416051606160716081609161016111612161316141615161616171618161916201621162216231624162516261627162816291630163116321633163416351636163716381639164016411642164316441645164616471648164916501651165216531654165516561657165816591660166116621663166416651666166716681669167016711672167316741675167616771678167916801681168216831684168516861687168816891690169116921693169416951696169716981699170017011702170317041705170617071708170917101711171217131714171517161717171817191720172117221723172417251726172717281729173017311732173317341735173617371738173917401741174217431744174517461747174817491750175117521753175417551756175717581759176017611762176317641765176617671768176917701771177217731774177517761777177817791780178117821783178417851786178717881789179017911792179317941795179617971798179918001801180218031804180518061807180818091810181118121813181418151816181718181819182018211822182318241825182618271828182918301831183218331834183518361837183818391840184118421843184418451846184718481849185018511852185318541855185618571858185918601861186218631864186518661867186818691870187118721873187418751876187718781879188018811882188318841885188618871888188918901891189218931894189518961897189818991900190119021903190419051906190719081909191019111912191319141915191619171918191919201921192219231924192519261927192819291930193119321933193419351936193719381939194019411942194319441945194619471948194919501951195219531954195519561957195819591960196119621963196419651966196719681969197019711972197319741975197619771978197919801981198219831984198519861987198819891990199119921993199419951996199719981999200020012002200320042005200620072008200920102011201220132014201520162017201820192020202120222023202420252026202720282029203020312032203320342035203620372038203920402041204220432044204520462047204820492050205120522053205420552056205720582059206020612062206320642065206620672068206920702071207220732074207520762077207820792080208120822083208420852086208720882089209020912092209320942095209620972098209921002101210221032104210521062107210821092110211121122113211421152116211721182119212021212122212321242125212621272128212921302131213221332134213521362137213821392140214121422143214421452146214721482149215021512152215321542155215621572158215921602161216221632164216521662167216821692170217121722173217421752176217721782179218021812182218321842185218621872188218921902191219221932194219521962197219821992200220122022203220422052206220722082209221022112212221322142215221622172218221922202221222222232224222522262227222822292230223122322233223422352236223722382239224022412242224322442245224622472248224922502251225222532254225522562257225822592260226122622263226422652266226722682269227022712272227322742275227622772278227922802281228222832284228522862287228822892290229122922293229422952296229722982299230023012302230323042305230623072308230923102311231223132314231523162317231823192320232123222323232423252326232723282329233023312332233323342335233623372338233923402341234223432344234523462347234823492350235123522353235423552356235723582359236023612362236323642365236623672368236923702371237223732374237523762377237823792380238123822383238423852386238723882389239023912392239323942395239623972398239924002401240224032404240524062407240824092410241124122413241424152416241724182419242024212422242324242425242624272428242924302431243224332434243524362437243824392440244124422443244424452446244724482449245024512452245324542455245624572458245924602461246224632464246524662467246824692470247124722473247424752476247724782479248024812482248324842485248624872488248924902491249224932494249524962497249824992500250125022503250425052506 |
- #include <linux/clk-provider.h>
- #include <linux/err.h>
- #include <linux/kernel.h>
- #include <linux/module.h>
- #include <linux/of.h>
- #include <linux/of_device.h>
- #include <linux/regmap.h>
- #include <dt-bindings/clock/qcom,gcc-sc7180.h>
- #include "clk-alpha-pll.h"
- #include "clk-branch.h"
- #include "clk-rcg.h"
- #include "clk-regmap.h"
- #include "common.h"
- #include "gdsc.h"
- #include "reset.h"
- enum {
- P_BI_TCXO,
- P_CORE_BI_PLL_TEST_SE,
- P_GPLL0_OUT_EVEN,
- P_GPLL0_OUT_MAIN,
- P_GPLL1_OUT_MAIN,
- P_GPLL4_OUT_MAIN,
- P_GPLL6_OUT_MAIN,
- P_GPLL7_OUT_MAIN,
- P_SLEEP_CLK,
- };
- static struct clk_alpha_pll gpll0 = {
- .offset = 0x0,
- .regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_FABIA],
- .clkr = {
- .enable_reg = 0x52010,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gpll0",
- .parent_data = &(const struct clk_parent_data){
- .fw_name = "bi_tcxo",
- .name = "bi_tcxo",
- },
- .num_parents = 1,
- .ops = &clk_alpha_pll_fixed_fabia_ops,
- },
- },
- };
- static const struct clk_div_table post_div_table_gpll0_out_even[] = {
- { 0x1, 2 },
- { }
- };
- static struct clk_alpha_pll_postdiv gpll0_out_even = {
- .offset = 0x0,
- .post_div_shift = 8,
- .post_div_table = post_div_table_gpll0_out_even,
- .num_post_div = ARRAY_SIZE(post_div_table_gpll0_out_even),
- .width = 4,
- .regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_FABIA],
- .clkr.hw.init = &(struct clk_init_data){
- .name = "gpll0_out_even",
- .parent_hws = (const struct clk_hw*[]){
- &gpll0.clkr.hw,
- },
- .num_parents = 1,
- .ops = &clk_alpha_pll_postdiv_fabia_ops,
- },
- };
- static struct clk_fixed_factor gcc_pll0_main_div_cdiv = {
- .mult = 1,
- .div = 2,
- .hw.init = &(struct clk_init_data){
- .name = "gcc_pll0_main_div_cdiv",
- .parent_hws = (const struct clk_hw*[]){
- &gpll0.clkr.hw,
- },
- .num_parents = 1,
- .ops = &clk_fixed_factor_ops,
- },
- };
- static struct clk_alpha_pll gpll1 = {
- .offset = 0x01000,
- .regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_FABIA],
- .clkr = {
- .enable_reg = 0x52010,
- .enable_mask = BIT(1),
- .hw.init = &(struct clk_init_data){
- .name = "gpll1",
- .parent_data = &(const struct clk_parent_data){
- .fw_name = "bi_tcxo",
- .name = "bi_tcxo",
- },
- .num_parents = 1,
- .ops = &clk_alpha_pll_fixed_fabia_ops,
- },
- },
- };
- static struct clk_alpha_pll gpll4 = {
- .offset = 0x76000,
- .regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_FABIA],
- .clkr = {
- .enable_reg = 0x52010,
- .enable_mask = BIT(4),
- .hw.init = &(struct clk_init_data){
- .name = "gpll4",
- .parent_data = &(const struct clk_parent_data){
- .fw_name = "bi_tcxo",
- .name = "bi_tcxo",
- },
- .num_parents = 1,
- .ops = &clk_alpha_pll_fixed_fabia_ops,
- },
- },
- };
- static struct clk_alpha_pll gpll6 = {
- .offset = 0x13000,
- .regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_FABIA],
- .clkr = {
- .enable_reg = 0x52010,
- .enable_mask = BIT(6),
- .hw.init = &(struct clk_init_data){
- .name = "gpll6",
- .parent_data = &(const struct clk_parent_data){
- .fw_name = "bi_tcxo",
- .name = "bi_tcxo",
- },
- .num_parents = 1,
- .ops = &clk_alpha_pll_fixed_fabia_ops,
- },
- },
- };
- static struct clk_alpha_pll gpll7 = {
- .offset = 0x27000,
- .regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_FABIA],
- .clkr = {
- .enable_reg = 0x52010,
- .enable_mask = BIT(7),
- .hw.init = &(struct clk_init_data){
- .name = "gpll7",
- .parent_data = &(const struct clk_parent_data){
- .fw_name = "bi_tcxo",
- .name = "bi_tcxo",
- },
- .num_parents = 1,
- .ops = &clk_alpha_pll_fixed_fabia_ops,
- },
- },
- };
- static const struct parent_map gcc_parent_map_0[] = {
- { P_BI_TCXO, 0 },
- { P_GPLL0_OUT_MAIN, 1 },
- { P_GPLL0_OUT_EVEN, 6 },
- { P_CORE_BI_PLL_TEST_SE, 7 },
- };
- static const struct clk_parent_data gcc_parent_data_0[] = {
- { .fw_name = "bi_tcxo", .name = "bi_tcxo" },
- { .hw = &gpll0.clkr.hw },
- { .hw = &gpll0_out_even.clkr.hw },
- { .fw_name = "core_bi_pll_test_se", .name = "core_bi_pll_test_se" },
- };
- static const struct clk_parent_data gcc_parent_data_0_ao[] = {
- { .fw_name = "bi_tcxo_ao", .name = "bi_tcxo_ao" },
- { .hw = &gpll0.clkr.hw },
- { .hw = &gpll0_out_even.clkr.hw },
- { .fw_name = "core_bi_pll_test_se", .name = "core_bi_pll_test_se" },
- };
- static const struct parent_map gcc_parent_map_1[] = {
- { P_BI_TCXO, 0 },
- { P_GPLL0_OUT_MAIN, 1 },
- { P_GPLL6_OUT_MAIN, 2 },
- { P_GPLL0_OUT_EVEN, 6 },
- { P_CORE_BI_PLL_TEST_SE, 7 },
- };
- static const struct clk_parent_data gcc_parent_data_1[] = {
- { .fw_name = "bi_tcxo", .name = "bi_tcxo" },
- { .hw = &gpll0.clkr.hw },
- { .hw = &gpll6.clkr.hw },
- { .hw = &gpll0_out_even.clkr.hw },
- { .fw_name = "core_bi_pll_test_se", .name = "core_bi_pll_test_se" },
- };
- static const struct parent_map gcc_parent_map_2[] = {
- { P_BI_TCXO, 0 },
- { P_GPLL0_OUT_MAIN, 1 },
- { P_GPLL1_OUT_MAIN, 4 },
- { P_GPLL4_OUT_MAIN, 5 },
- { P_GPLL0_OUT_EVEN, 6 },
- { P_CORE_BI_PLL_TEST_SE, 7 },
- };
- static const struct clk_parent_data gcc_parent_data_2[] = {
- { .fw_name = "bi_tcxo", .name = "bi_tcxo" },
- { .hw = &gpll0.clkr.hw },
- { .hw = &gpll1.clkr.hw },
- { .hw = &gpll4.clkr.hw },
- { .hw = &gpll0_out_even.clkr.hw },
- { .fw_name = "core_bi_pll_test_se", .name = "core_bi_pll_test_se" },
- };
- static const struct parent_map gcc_parent_map_3[] = {
- { P_BI_TCXO, 0 },
- { P_GPLL0_OUT_MAIN, 1 },
- { P_CORE_BI_PLL_TEST_SE, 7 },
- };
- static const struct clk_parent_data gcc_parent_data_3[] = {
- { .fw_name = "bi_tcxo", .name = "bi_tcxo" },
- { .hw = &gpll0.clkr.hw },
- { .fw_name = "core_bi_pll_test_se", .name = "core_bi_pll_test_se" },
- };
- static const struct parent_map gcc_parent_map_4[] = {
- { P_BI_TCXO, 0 },
- { P_GPLL0_OUT_MAIN, 1 },
- { P_SLEEP_CLK, 5 },
- { P_GPLL0_OUT_EVEN, 6 },
- { P_CORE_BI_PLL_TEST_SE, 7 },
- };
- static const struct clk_parent_data gcc_parent_data_4[] = {
- { .fw_name = "bi_tcxo", .name = "bi_tcxo" },
- { .hw = &gpll0.clkr.hw },
- { .fw_name = "sleep_clk", .name = "sleep_clk" },
- { .hw = &gpll0_out_even.clkr.hw },
- { .fw_name = "core_bi_pll_test_se", .name = "core_bi_pll_test_se" },
- };
- static const struct parent_map gcc_parent_map_5[] = {
- { P_BI_TCXO, 0 },
- { P_GPLL0_OUT_MAIN, 1 },
- { P_GPLL7_OUT_MAIN, 3 },
- { P_GPLL0_OUT_EVEN, 6 },
- { P_CORE_BI_PLL_TEST_SE, 7 },
- };
- static const struct clk_parent_data gcc_parent_data_5[] = {
- { .fw_name = "bi_tcxo", .name = "bi_tcxo" },
- { .hw = &gpll0.clkr.hw },
- { .hw = &gpll7.clkr.hw },
- { .hw = &gpll0_out_even.clkr.hw },
- { .fw_name = "core_bi_pll_test_se", .name = "core_bi_pll_test_se" },
- };
- static const struct parent_map gcc_parent_map_6[] = {
- { P_BI_TCXO, 0 },
- { P_GPLL0_OUT_MAIN, 1 },
- { P_SLEEP_CLK, 5 },
- { P_CORE_BI_PLL_TEST_SE, 7 },
- };
- static const struct clk_parent_data gcc_parent_data_6[] = {
- { .fw_name = "bi_tcxo", .name = "bi_tcxo" },
- { .hw = &gpll0.clkr.hw },
- { .fw_name = "sleep_clk", .name = "sleep_clk" },
- { .fw_name = "core_bi_pll_test_se", .name = "core_bi_pll_test_se" },
- };
- static const struct freq_tbl ftbl_gcc_cpuss_ahb_clk_src[] = {
- F(19200000, P_BI_TCXO, 1, 0, 0),
- { }
- };
- static struct clk_rcg2 gcc_cpuss_ahb_clk_src = {
- .cmd_rcgr = 0x48014,
- .mnd_width = 0,
- .hid_width = 5,
- .parent_map = gcc_parent_map_0,
- .freq_tbl = ftbl_gcc_cpuss_ahb_clk_src,
- .clkr.hw.init = &(struct clk_init_data){
- .name = "gcc_cpuss_ahb_clk_src",
- .parent_data = gcc_parent_data_0_ao,
- .num_parents = ARRAY_SIZE(gcc_parent_data_0_ao),
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_rcg2_ops,
- },
- };
- static const struct freq_tbl ftbl_gcc_gp1_clk_src[] = {
- F(19200000, P_BI_TCXO, 1, 0, 0),
- F(25000000, P_GPLL0_OUT_EVEN, 12, 0, 0),
- F(50000000, P_GPLL0_OUT_EVEN, 6, 0, 0),
- F(100000000, P_GPLL0_OUT_EVEN, 3, 0, 0),
- F(200000000, P_GPLL0_OUT_EVEN, 1.5, 0, 0),
- { }
- };
- static struct clk_rcg2 gcc_gp1_clk_src = {
- .cmd_rcgr = 0x64004,
- .mnd_width = 8,
- .hid_width = 5,
- .parent_map = gcc_parent_map_4,
- .freq_tbl = ftbl_gcc_gp1_clk_src,
- .clkr.hw.init = &(struct clk_init_data){
- .name = "gcc_gp1_clk_src",
- .parent_data = gcc_parent_data_4,
- .num_parents = ARRAY_SIZE(gcc_parent_data_4),
- .ops = &clk_rcg2_ops,
- },
- };
- static struct clk_rcg2 gcc_gp2_clk_src = {
- .cmd_rcgr = 0x65004,
- .mnd_width = 8,
- .hid_width = 5,
- .parent_map = gcc_parent_map_4,
- .freq_tbl = ftbl_gcc_gp1_clk_src,
- .clkr.hw.init = &(struct clk_init_data){
- .name = "gcc_gp2_clk_src",
- .parent_data = gcc_parent_data_4,
- .num_parents = ARRAY_SIZE(gcc_parent_data_4),
- .ops = &clk_rcg2_ops,
- },
- };
- static struct clk_rcg2 gcc_gp3_clk_src = {
- .cmd_rcgr = 0x66004,
- .mnd_width = 8,
- .hid_width = 5,
- .parent_map = gcc_parent_map_4,
- .freq_tbl = ftbl_gcc_gp1_clk_src,
- .clkr.hw.init = &(struct clk_init_data){
- .name = "gcc_gp3_clk_src",
- .parent_data = gcc_parent_data_4,
- .num_parents = ARRAY_SIZE(gcc_parent_data_4),
- .ops = &clk_rcg2_ops,
- },
- };
- static const struct freq_tbl ftbl_gcc_pdm2_clk_src[] = {
- F(19200000, P_BI_TCXO, 1, 0, 0),
- F(60000000, P_GPLL0_OUT_EVEN, 5, 0, 0),
- { }
- };
- static struct clk_rcg2 gcc_pdm2_clk_src = {
- .cmd_rcgr = 0x33010,
- .mnd_width = 0,
- .hid_width = 5,
- .parent_map = gcc_parent_map_0,
- .freq_tbl = ftbl_gcc_pdm2_clk_src,
- .clkr.hw.init = &(struct clk_init_data){
- .name = "gcc_pdm2_clk_src",
- .parent_data = gcc_parent_data_0,
- .num_parents = ARRAY_SIZE(gcc_parent_data_0),
- .ops = &clk_rcg2_ops,
- },
- };
- static const struct freq_tbl ftbl_gcc_qspi_core_clk_src[] = {
- F(75000000, P_GPLL0_OUT_EVEN, 4, 0, 0),
- F(150000000, P_GPLL0_OUT_EVEN, 2, 0, 0),
- F(300000000, P_GPLL0_OUT_EVEN, 1, 0, 0),
- { }
- };
- static struct clk_rcg2 gcc_qspi_core_clk_src = {
- .cmd_rcgr = 0x4b00c,
- .mnd_width = 0,
- .hid_width = 5,
- .parent_map = gcc_parent_map_2,
- .freq_tbl = ftbl_gcc_qspi_core_clk_src,
- .clkr.hw.init = &(struct clk_init_data){
- .name = "gcc_qspi_core_clk_src",
- .parent_data = gcc_parent_data_2,
- .num_parents = ARRAY_SIZE(gcc_parent_data_2),
- .ops = &clk_rcg2_ops,
- },
- };
- static const struct freq_tbl ftbl_gcc_qupv3_wrap0_s0_clk_src[] = {
- F(7372800, P_GPLL0_OUT_EVEN, 1, 384, 15625),
- F(14745600, P_GPLL0_OUT_EVEN, 1, 768, 15625),
- F(19200000, P_BI_TCXO, 1, 0, 0),
- F(29491200, P_GPLL0_OUT_EVEN, 1, 1536, 15625),
- F(32000000, P_GPLL0_OUT_EVEN, 1, 8, 75),
- F(48000000, P_GPLL0_OUT_EVEN, 1, 4, 25),
- F(51200000, P_GPLL6_OUT_MAIN, 7.5, 0, 0),
- F(64000000, P_GPLL0_OUT_EVEN, 1, 16, 75),
- F(75000000, P_GPLL0_OUT_EVEN, 4, 0, 0),
- F(80000000, P_GPLL0_OUT_EVEN, 1, 4, 15),
- F(96000000, P_GPLL0_OUT_EVEN, 1, 8, 25),
- F(100000000, P_GPLL0_OUT_EVEN, 3, 0, 0),
- F(102400000, P_GPLL0_OUT_EVEN, 1, 128, 375),
- F(112000000, P_GPLL0_OUT_EVEN, 1, 28, 75),
- F(117964800, P_GPLL0_OUT_EVEN, 1, 6144, 15625),
- F(120000000, P_GPLL0_OUT_EVEN, 2.5, 0, 0),
- F(128000000, P_GPLL6_OUT_MAIN, 3, 0, 0),
- { }
- };
- static struct clk_init_data gcc_qupv3_wrap0_s0_clk_src_init = {
- .name = "gcc_qupv3_wrap0_s0_clk_src",
- .parent_data = gcc_parent_data_1,
- .num_parents = ARRAY_SIZE(gcc_parent_data_1),
- .ops = &clk_rcg2_ops,
- };
- static struct clk_rcg2 gcc_qupv3_wrap0_s0_clk_src = {
- .cmd_rcgr = 0x17034,
- .mnd_width = 16,
- .hid_width = 5,
- .parent_map = gcc_parent_map_1,
- .freq_tbl = ftbl_gcc_qupv3_wrap0_s0_clk_src,
- .clkr.hw.init = &gcc_qupv3_wrap0_s0_clk_src_init,
- };
- static struct clk_init_data gcc_qupv3_wrap0_s1_clk_src_init = {
- .name = "gcc_qupv3_wrap0_s1_clk_src",
- .parent_data = gcc_parent_data_1,
- .num_parents = ARRAY_SIZE(gcc_parent_data_1),
- .ops = &clk_rcg2_ops,
- };
- static struct clk_rcg2 gcc_qupv3_wrap0_s1_clk_src = {
- .cmd_rcgr = 0x17164,
- .mnd_width = 16,
- .hid_width = 5,
- .parent_map = gcc_parent_map_1,
- .freq_tbl = ftbl_gcc_qupv3_wrap0_s0_clk_src,
- .clkr.hw.init = &gcc_qupv3_wrap0_s1_clk_src_init,
- };
- static struct clk_init_data gcc_qupv3_wrap0_s2_clk_src_init = {
- .name = "gcc_qupv3_wrap0_s2_clk_src",
- .parent_data = gcc_parent_data_1,
- .num_parents = ARRAY_SIZE(gcc_parent_data_1),
- .ops = &clk_rcg2_ops,
- };
- static struct clk_rcg2 gcc_qupv3_wrap0_s2_clk_src = {
- .cmd_rcgr = 0x17294,
- .mnd_width = 16,
- .hid_width = 5,
- .parent_map = gcc_parent_map_1,
- .freq_tbl = ftbl_gcc_qupv3_wrap0_s0_clk_src,
- .clkr.hw.init = &gcc_qupv3_wrap0_s2_clk_src_init,
- };
- static struct clk_init_data gcc_qupv3_wrap0_s3_clk_src_init = {
- .name = "gcc_qupv3_wrap0_s3_clk_src",
- .parent_data = gcc_parent_data_1,
- .num_parents = ARRAY_SIZE(gcc_parent_data_1),
- .ops = &clk_rcg2_ops,
- };
- static struct clk_rcg2 gcc_qupv3_wrap0_s3_clk_src = {
- .cmd_rcgr = 0x173c4,
- .mnd_width = 16,
- .hid_width = 5,
- .parent_map = gcc_parent_map_1,
- .freq_tbl = ftbl_gcc_qupv3_wrap0_s0_clk_src,
- .clkr.hw.init = &gcc_qupv3_wrap0_s3_clk_src_init,
- };
- static struct clk_init_data gcc_qupv3_wrap0_s4_clk_src_init = {
- .name = "gcc_qupv3_wrap0_s4_clk_src",
- .parent_data = gcc_parent_data_1,
- .num_parents = ARRAY_SIZE(gcc_parent_data_1),
- .ops = &clk_rcg2_ops,
- };
- static struct clk_rcg2 gcc_qupv3_wrap0_s4_clk_src = {
- .cmd_rcgr = 0x174f4,
- .mnd_width = 16,
- .hid_width = 5,
- .parent_map = gcc_parent_map_1,
- .freq_tbl = ftbl_gcc_qupv3_wrap0_s0_clk_src,
- .clkr.hw.init = &gcc_qupv3_wrap0_s4_clk_src_init,
- };
- static struct clk_init_data gcc_qupv3_wrap0_s5_clk_src_init = {
- .name = "gcc_qupv3_wrap0_s5_clk_src",
- .parent_data = gcc_parent_data_1,
- .num_parents = ARRAY_SIZE(gcc_parent_data_1),
- .ops = &clk_rcg2_ops,
- };
- static struct clk_rcg2 gcc_qupv3_wrap0_s5_clk_src = {
- .cmd_rcgr = 0x17624,
- .mnd_width = 16,
- .hid_width = 5,
- .parent_map = gcc_parent_map_1,
- .freq_tbl = ftbl_gcc_qupv3_wrap0_s0_clk_src,
- .clkr.hw.init = &gcc_qupv3_wrap0_s5_clk_src_init,
- };
- static struct clk_init_data gcc_qupv3_wrap1_s0_clk_src_init = {
- .name = "gcc_qupv3_wrap1_s0_clk_src",
- .parent_data = gcc_parent_data_1,
- .num_parents = ARRAY_SIZE(gcc_parent_data_1),
- .ops = &clk_rcg2_ops,
- };
- static struct clk_rcg2 gcc_qupv3_wrap1_s0_clk_src = {
- .cmd_rcgr = 0x18018,
- .mnd_width = 16,
- .hid_width = 5,
- .parent_map = gcc_parent_map_1,
- .freq_tbl = ftbl_gcc_qupv3_wrap0_s0_clk_src,
- .clkr.hw.init = &gcc_qupv3_wrap1_s0_clk_src_init,
- };
- static struct clk_init_data gcc_qupv3_wrap1_s1_clk_src_init = {
- .name = "gcc_qupv3_wrap1_s1_clk_src",
- .parent_data = gcc_parent_data_1,
- .num_parents = ARRAY_SIZE(gcc_parent_data_1),
- .ops = &clk_rcg2_ops,
- };
- static struct clk_rcg2 gcc_qupv3_wrap1_s1_clk_src = {
- .cmd_rcgr = 0x18148,
- .mnd_width = 16,
- .hid_width = 5,
- .parent_map = gcc_parent_map_1,
- .freq_tbl = ftbl_gcc_qupv3_wrap0_s0_clk_src,
- .clkr.hw.init = &gcc_qupv3_wrap1_s1_clk_src_init,
- };
- static struct clk_init_data gcc_qupv3_wrap1_s2_clk_src_init = {
- .name = "gcc_qupv3_wrap1_s2_clk_src",
- .parent_data = gcc_parent_data_1,
- .num_parents = ARRAY_SIZE(gcc_parent_data_1),
- .ops = &clk_rcg2_ops,
- };
- static struct clk_rcg2 gcc_qupv3_wrap1_s2_clk_src = {
- .cmd_rcgr = 0x18278,
- .mnd_width = 16,
- .hid_width = 5,
- .parent_map = gcc_parent_map_1,
- .freq_tbl = ftbl_gcc_qupv3_wrap0_s0_clk_src,
- .clkr.hw.init = &gcc_qupv3_wrap1_s2_clk_src_init,
- };
- static struct clk_init_data gcc_qupv3_wrap1_s3_clk_src_init = {
- .name = "gcc_qupv3_wrap1_s3_clk_src",
- .parent_data = gcc_parent_data_1,
- .num_parents = ARRAY_SIZE(gcc_parent_data_1),
- .ops = &clk_rcg2_ops,
- };
- static struct clk_rcg2 gcc_qupv3_wrap1_s3_clk_src = {
- .cmd_rcgr = 0x183a8,
- .mnd_width = 16,
- .hid_width = 5,
- .parent_map = gcc_parent_map_1,
- .freq_tbl = ftbl_gcc_qupv3_wrap0_s0_clk_src,
- .clkr.hw.init = &gcc_qupv3_wrap1_s3_clk_src_init,
- };
- static struct clk_init_data gcc_qupv3_wrap1_s4_clk_src_init = {
- .name = "gcc_qupv3_wrap1_s4_clk_src",
- .parent_data = gcc_parent_data_1,
- .num_parents = ARRAY_SIZE(gcc_parent_data_1),
- .ops = &clk_rcg2_ops,
- };
- static struct clk_rcg2 gcc_qupv3_wrap1_s4_clk_src = {
- .cmd_rcgr = 0x184d8,
- .mnd_width = 16,
- .hid_width = 5,
- .parent_map = gcc_parent_map_1,
- .freq_tbl = ftbl_gcc_qupv3_wrap0_s0_clk_src,
- .clkr.hw.init = &gcc_qupv3_wrap1_s4_clk_src_init,
- };
- static struct clk_init_data gcc_qupv3_wrap1_s5_clk_src_init = {
- .name = "gcc_qupv3_wrap1_s5_clk_src",
- .parent_data = gcc_parent_data_1,
- .num_parents = ARRAY_SIZE(gcc_parent_data_1),
- .ops = &clk_rcg2_ops,
- };
- static struct clk_rcg2 gcc_qupv3_wrap1_s5_clk_src = {
- .cmd_rcgr = 0x18608,
- .mnd_width = 16,
- .hid_width = 5,
- .parent_map = gcc_parent_map_1,
- .freq_tbl = ftbl_gcc_qupv3_wrap0_s0_clk_src,
- .clkr.hw.init = &gcc_qupv3_wrap1_s5_clk_src_init,
- };
- static const struct freq_tbl ftbl_gcc_sdcc1_apps_clk_src[] = {
- F(144000, P_BI_TCXO, 16, 3, 25),
- F(400000, P_BI_TCXO, 12, 1, 4),
- F(19200000, P_BI_TCXO, 1, 0, 0),
- F(20000000, P_GPLL0_OUT_EVEN, 5, 1, 3),
- F(25000000, P_GPLL0_OUT_EVEN, 6, 1, 2),
- F(50000000, P_GPLL0_OUT_EVEN, 6, 0, 0),
- F(100000000, P_GPLL0_OUT_EVEN, 3, 0, 0),
- F(192000000, P_GPLL6_OUT_MAIN, 2, 0, 0),
- F(384000000, P_GPLL6_OUT_MAIN, 1, 0, 0),
- { }
- };
- static struct clk_rcg2 gcc_sdcc1_apps_clk_src = {
- .cmd_rcgr = 0x12028,
- .mnd_width = 8,
- .hid_width = 5,
- .parent_map = gcc_parent_map_1,
- .freq_tbl = ftbl_gcc_sdcc1_apps_clk_src,
- .clkr.hw.init = &(struct clk_init_data){
- .name = "gcc_sdcc1_apps_clk_src",
- .parent_data = gcc_parent_data_1,
- .num_parents = ARRAY_SIZE(gcc_parent_data_1),
- .ops = &clk_rcg2_floor_ops,
- },
- };
- static const struct freq_tbl ftbl_gcc_sdcc1_ice_core_clk_src[] = {
- F(100000000, P_GPLL0_OUT_EVEN, 3, 0, 0),
- F(150000000, P_GPLL0_OUT_EVEN, 2, 0, 0),
- F(200000000, P_GPLL0_OUT_MAIN, 3, 0, 0),
- F(300000000, P_GPLL0_OUT_EVEN, 1, 0, 0),
- { }
- };
- static struct clk_rcg2 gcc_sdcc1_ice_core_clk_src = {
- .cmd_rcgr = 0x12010,
- .mnd_width = 0,
- .hid_width = 5,
- .parent_map = gcc_parent_map_0,
- .freq_tbl = ftbl_gcc_sdcc1_ice_core_clk_src,
- .clkr.hw.init = &(struct clk_init_data){
- .name = "gcc_sdcc1_ice_core_clk_src",
- .parent_data = gcc_parent_data_0,
- .num_parents = ARRAY_SIZE(gcc_parent_data_0),
- .ops = &clk_rcg2_ops,
- },
- };
- static const struct freq_tbl ftbl_gcc_sdcc2_apps_clk_src[] = {
- F(400000, P_BI_TCXO, 12, 1, 4),
- F(9600000, P_BI_TCXO, 2, 0, 0),
- F(19200000, P_BI_TCXO, 1, 0, 0),
- F(25000000, P_GPLL0_OUT_EVEN, 12, 0, 0),
- F(50000000, P_GPLL0_OUT_EVEN, 6, 0, 0),
- F(100000000, P_GPLL0_OUT_EVEN, 3, 0, 0),
- F(202000000, P_GPLL7_OUT_MAIN, 4, 0, 0),
- { }
- };
- static struct clk_rcg2 gcc_sdcc2_apps_clk_src = {
- .cmd_rcgr = 0x1400c,
- .mnd_width = 8,
- .hid_width = 5,
- .parent_map = gcc_parent_map_5,
- .freq_tbl = ftbl_gcc_sdcc2_apps_clk_src,
- .clkr.hw.init = &(struct clk_init_data){
- .name = "gcc_sdcc2_apps_clk_src",
- .parent_data = gcc_parent_data_5,
- .num_parents = ARRAY_SIZE(gcc_parent_data_5),
- .flags = CLK_OPS_PARENT_ENABLE,
- .ops = &clk_rcg2_floor_ops,
- },
- };
- static const struct freq_tbl ftbl_gcc_ufs_phy_axi_clk_src[] = {
- F(25000000, P_GPLL0_OUT_EVEN, 12, 0, 0),
- F(50000000, P_GPLL0_OUT_EVEN, 6, 0, 0),
- F(100000000, P_GPLL0_OUT_EVEN, 3, 0, 0),
- F(200000000, P_GPLL0_OUT_MAIN, 3, 0, 0),
- F(240000000, P_GPLL0_OUT_MAIN, 2.5, 0, 0),
- { }
- };
- static struct clk_rcg2 gcc_ufs_phy_axi_clk_src = {
- .cmd_rcgr = 0x77020,
- .mnd_width = 8,
- .hid_width = 5,
- .parent_map = gcc_parent_map_0,
- .freq_tbl = ftbl_gcc_ufs_phy_axi_clk_src,
- .clkr.hw.init = &(struct clk_init_data){
- .name = "gcc_ufs_phy_axi_clk_src",
- .parent_data = gcc_parent_data_0,
- .num_parents = ARRAY_SIZE(gcc_parent_data_0),
- .ops = &clk_rcg2_ops,
- },
- };
- static const struct freq_tbl ftbl_gcc_ufs_phy_ice_core_clk_src[] = {
- F(37500000, P_GPLL0_OUT_EVEN, 8, 0, 0),
- F(75000000, P_GPLL0_OUT_EVEN, 4, 0, 0),
- F(150000000, P_GPLL0_OUT_EVEN, 2, 0, 0),
- F(300000000, P_GPLL0_OUT_EVEN, 1, 0, 0),
- { }
- };
- static struct clk_rcg2 gcc_ufs_phy_ice_core_clk_src = {
- .cmd_rcgr = 0x77048,
- .mnd_width = 0,
- .hid_width = 5,
- .parent_map = gcc_parent_map_0,
- .freq_tbl = ftbl_gcc_ufs_phy_ice_core_clk_src,
- .clkr.hw.init = &(struct clk_init_data){
- .name = "gcc_ufs_phy_ice_core_clk_src",
- .parent_data = gcc_parent_data_0,
- .num_parents = ARRAY_SIZE(gcc_parent_data_0),
- .ops = &clk_rcg2_ops,
- },
- };
- static const struct freq_tbl ftbl_gcc_ufs_phy_phy_aux_clk_src[] = {
- F(9600000, P_BI_TCXO, 2, 0, 0),
- F(19200000, P_BI_TCXO, 1, 0, 0),
- { }
- };
- static struct clk_rcg2 gcc_ufs_phy_phy_aux_clk_src = {
- .cmd_rcgr = 0x77098,
- .mnd_width = 0,
- .hid_width = 5,
- .parent_map = gcc_parent_map_3,
- .freq_tbl = ftbl_gcc_ufs_phy_phy_aux_clk_src,
- .clkr.hw.init = &(struct clk_init_data){
- .name = "gcc_ufs_phy_phy_aux_clk_src",
- .parent_data = gcc_parent_data_3,
- .num_parents = ARRAY_SIZE(gcc_parent_data_3),
- .ops = &clk_rcg2_ops,
- },
- };
- static const struct freq_tbl ftbl_gcc_ufs_phy_unipro_core_clk_src[] = {
- F(37500000, P_GPLL0_OUT_EVEN, 8, 0, 0),
- F(75000000, P_GPLL0_OUT_EVEN, 4, 0, 0),
- F(150000000, P_GPLL0_OUT_EVEN, 2, 0, 0),
- { }
- };
- static struct clk_rcg2 gcc_ufs_phy_unipro_core_clk_src = {
- .cmd_rcgr = 0x77060,
- .mnd_width = 0,
- .hid_width = 5,
- .parent_map = gcc_parent_map_0,
- .freq_tbl = ftbl_gcc_ufs_phy_unipro_core_clk_src,
- .clkr.hw.init = &(struct clk_init_data){
- .name = "gcc_ufs_phy_unipro_core_clk_src",
- .parent_data = gcc_parent_data_0,
- .num_parents = ARRAY_SIZE(gcc_parent_data_0),
- .ops = &clk_rcg2_ops,
- },
- };
- static const struct freq_tbl ftbl_gcc_usb30_prim_master_clk_src[] = {
- F(66666667, P_GPLL0_OUT_EVEN, 4.5, 0, 0),
- F(133333333, P_GPLL0_OUT_MAIN, 4.5, 0, 0),
- F(200000000, P_GPLL0_OUT_MAIN, 3, 0, 0),
- F(240000000, P_GPLL0_OUT_MAIN, 2.5, 0, 0),
- { }
- };
- static struct clk_rcg2 gcc_usb30_prim_master_clk_src = {
- .cmd_rcgr = 0xf01c,
- .mnd_width = 8,
- .hid_width = 5,
- .parent_map = gcc_parent_map_0,
- .freq_tbl = ftbl_gcc_usb30_prim_master_clk_src,
- .clkr.hw.init = &(struct clk_init_data){
- .name = "gcc_usb30_prim_master_clk_src",
- .parent_data = gcc_parent_data_0,
- .num_parents = ARRAY_SIZE(gcc_parent_data_0),
- .ops = &clk_rcg2_ops,
- },
- };
- static const struct freq_tbl ftbl_gcc_usb30_prim_mock_utmi_clk_src[] = {
- F(19200000, P_BI_TCXO, 1, 0, 0),
- F(20000000, P_GPLL0_OUT_EVEN, 15, 0, 0),
- { }
- };
- static struct clk_rcg2 gcc_usb30_prim_mock_utmi_clk_src = {
- .cmd_rcgr = 0xf034,
- .mnd_width = 0,
- .hid_width = 5,
- .parent_map = gcc_parent_map_0,
- .freq_tbl = ftbl_gcc_usb30_prim_mock_utmi_clk_src,
- .clkr.hw.init = &(struct clk_init_data){
- .name = "gcc_usb30_prim_mock_utmi_clk_src",
- .parent_data = gcc_parent_data_0,
- .num_parents = ARRAY_SIZE(gcc_parent_data_0),
- .ops = &clk_rcg2_ops,
- },
- };
- static const struct freq_tbl ftbl_gcc_usb3_prim_phy_aux_clk_src[] = {
- F(19200000, P_BI_TCXO, 1, 0, 0),
- { }
- };
- static struct clk_rcg2 gcc_usb3_prim_phy_aux_clk_src = {
- .cmd_rcgr = 0xf060,
- .mnd_width = 0,
- .hid_width = 5,
- .parent_map = gcc_parent_map_6,
- .freq_tbl = ftbl_gcc_usb3_prim_phy_aux_clk_src,
- .clkr.hw.init = &(struct clk_init_data){
- .name = "gcc_usb3_prim_phy_aux_clk_src",
- .parent_data = gcc_parent_data_6,
- .num_parents = ARRAY_SIZE(gcc_parent_data_6),
- .ops = &clk_rcg2_ops,
- },
- };
- static const struct freq_tbl ftbl_gcc_sec_ctrl_clk_src[] = {
- F(4800000, P_BI_TCXO, 4, 0, 0),
- F(19200000, P_BI_TCXO, 1, 0, 0),
- { }
- };
- static struct clk_rcg2 gcc_sec_ctrl_clk_src = {
- .cmd_rcgr = 0x3d030,
- .mnd_width = 0,
- .hid_width = 5,
- .parent_map = gcc_parent_map_3,
- .freq_tbl = ftbl_gcc_sec_ctrl_clk_src,
- .clkr.hw.init = &(struct clk_init_data){
- .name = "gcc_sec_ctrl_clk_src",
- .parent_data = gcc_parent_data_3,
- .num_parents = ARRAY_SIZE(gcc_parent_data_3),
- .ops = &clk_rcg2_ops,
- },
- };
- static struct clk_branch gcc_aggre_ufs_phy_axi_clk = {
- .halt_reg = 0x82024,
- .halt_check = BRANCH_HALT_DELAY,
- .hwcg_reg = 0x82024,
- .hwcg_bit = 1,
- .clkr = {
- .enable_reg = 0x82024,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_aggre_ufs_phy_axi_clk",
- .parent_hws = (const struct clk_hw*[]){
- &gcc_ufs_phy_axi_clk_src.clkr.hw,
- },
- .num_parents = 1,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_aggre_usb3_prim_axi_clk = {
- .halt_reg = 0x8201c,
- .halt_check = BRANCH_HALT,
- .clkr = {
- .enable_reg = 0x8201c,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_aggre_usb3_prim_axi_clk",
- .parent_hws = (const struct clk_hw*[]){
- &gcc_usb30_prim_master_clk_src.clkr.hw,
- },
- .num_parents = 1,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_boot_rom_ahb_clk = {
- .halt_reg = 0x38004,
- .halt_check = BRANCH_HALT_VOTED,
- .hwcg_reg = 0x38004,
- .hwcg_bit = 1,
- .clkr = {
- .enable_reg = 0x52000,
- .enable_mask = BIT(10),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_boot_rom_ahb_clk",
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_camera_hf_axi_clk = {
- .halt_reg = 0xb020,
- .halt_check = BRANCH_HALT,
- .clkr = {
- .enable_reg = 0xb020,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_camera_hf_axi_clk",
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_camera_throttle_hf_axi_clk = {
- .halt_reg = 0xb080,
- .halt_check = BRANCH_HALT,
- .hwcg_reg = 0xb080,
- .hwcg_bit = 1,
- .clkr = {
- .enable_reg = 0xb080,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_camera_throttle_hf_axi_clk",
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_ce1_ahb_clk = {
- .halt_reg = 0x4100c,
- .halt_check = BRANCH_HALT_VOTED,
- .hwcg_reg = 0x4100c,
- .hwcg_bit = 1,
- .clkr = {
- .enable_reg = 0x52000,
- .enable_mask = BIT(3),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_ce1_ahb_clk",
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_ce1_axi_clk = {
- .halt_reg = 0x41008,
- .halt_check = BRANCH_HALT_VOTED,
- .clkr = {
- .enable_reg = 0x52000,
- .enable_mask = BIT(4),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_ce1_axi_clk",
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_ce1_clk = {
- .halt_reg = 0x41004,
- .halt_check = BRANCH_HALT_VOTED,
- .clkr = {
- .enable_reg = 0x52000,
- .enable_mask = BIT(5),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_ce1_clk",
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_cfg_noc_usb3_prim_axi_clk = {
- .halt_reg = 0x502c,
- .halt_check = BRANCH_HALT,
- .clkr = {
- .enable_reg = 0x502c,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_cfg_noc_usb3_prim_axi_clk",
- .parent_hws = (const struct clk_hw*[]){
- &gcc_usb30_prim_master_clk_src.clkr.hw,
- },
- .num_parents = 1,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_cpuss_ahb_clk = {
- .halt_reg = 0x48000,
- .halt_check = BRANCH_HALT_VOTED,
- .clkr = {
- .enable_reg = 0x52000,
- .enable_mask = BIT(21),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_cpuss_ahb_clk",
- .parent_hws = (const struct clk_hw*[]){
- &gcc_cpuss_ahb_clk_src.clkr.hw,
- },
- .num_parents = 1,
- .flags = CLK_IS_CRITICAL | CLK_SET_RATE_PARENT,
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_cpuss_rbcpr_clk = {
- .halt_reg = 0x48008,
- .halt_check = BRANCH_HALT,
- .clkr = {
- .enable_reg = 0x48008,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_cpuss_rbcpr_clk",
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_ddrss_gpu_axi_clk = {
- .halt_reg = 0x4452c,
- .halt_check = BRANCH_VOTED,
- .clkr = {
- .enable_reg = 0x4452c,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_ddrss_gpu_axi_clk",
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_disp_gpll0_clk_src = {
- .halt_check = BRANCH_HALT_DELAY,
- .clkr = {
- .enable_reg = 0x52000,
- .enable_mask = BIT(18),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_disp_gpll0_clk_src",
- .parent_hws = (const struct clk_hw*[]){
- &gpll0.clkr.hw,
- },
- .num_parents = 1,
- .ops = &clk_branch2_aon_ops,
- },
- },
- };
- static struct clk_branch gcc_disp_gpll0_div_clk_src = {
- .halt_check = BRANCH_HALT_DELAY,
- .clkr = {
- .enable_reg = 0x52000,
- .enable_mask = BIT(19),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_disp_gpll0_div_clk_src",
- .parent_hws = (const struct clk_hw*[]){
- &gcc_pll0_main_div_cdiv.hw,
- },
- .num_parents = 1,
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_disp_hf_axi_clk = {
- .halt_reg = 0xb024,
- .halt_check = BRANCH_HALT,
- .clkr = {
- .enable_reg = 0xb024,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_disp_hf_axi_clk",
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_disp_throttle_hf_axi_clk = {
- .halt_reg = 0xb084,
- .halt_check = BRANCH_HALT,
- .hwcg_reg = 0xb084,
- .hwcg_bit = 1,
- .clkr = {
- .enable_reg = 0xb084,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_disp_throttle_hf_axi_clk",
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_gp1_clk = {
- .halt_reg = 0x64000,
- .halt_check = BRANCH_HALT,
- .clkr = {
- .enable_reg = 0x64000,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_gp1_clk",
- .parent_hws = (const struct clk_hw*[]){
- &gcc_gp1_clk_src.clkr.hw,
- },
- .num_parents = 1,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_gp2_clk = {
- .halt_reg = 0x65000,
- .halt_check = BRANCH_HALT,
- .clkr = {
- .enable_reg = 0x65000,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_gp2_clk",
- .parent_hws = (const struct clk_hw*[]){
- &gcc_gp2_clk_src.clkr.hw,
- },
- .num_parents = 1,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_gp3_clk = {
- .halt_reg = 0x66000,
- .halt_check = BRANCH_HALT,
- .clkr = {
- .enable_reg = 0x66000,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_gp3_clk",
- .parent_hws = (const struct clk_hw*[]){
- &gcc_gp3_clk_src.clkr.hw,
- },
- .num_parents = 1,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_gpu_gpll0_clk_src = {
- .halt_check = BRANCH_HALT_DELAY,
- .clkr = {
- .enable_reg = 0x52000,
- .enable_mask = BIT(15),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_gpu_gpll0_clk_src",
- .parent_hws = (const struct clk_hw*[]){
- &gpll0.clkr.hw,
- },
- .num_parents = 1,
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_gpu_gpll0_div_clk_src = {
- .halt_check = BRANCH_HALT_DELAY,
- .clkr = {
- .enable_reg = 0x52000,
- .enable_mask = BIT(16),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_gpu_gpll0_div_clk_src",
- .parent_hws = (const struct clk_hw*[]){
- &gcc_pll0_main_div_cdiv.hw,
- },
- .num_parents = 1,
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_gpu_memnoc_gfx_clk = {
- .halt_reg = 0x7100c,
- .halt_check = BRANCH_VOTED,
- .clkr = {
- .enable_reg = 0x7100c,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_gpu_memnoc_gfx_clk",
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_gpu_snoc_dvm_gfx_clk = {
- .halt_reg = 0x71018,
- .halt_check = BRANCH_HALT,
- .clkr = {
- .enable_reg = 0x71018,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_gpu_snoc_dvm_gfx_clk",
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_npu_axi_clk = {
- .halt_reg = 0x4d008,
- .halt_check = BRANCH_HALT,
- .clkr = {
- .enable_reg = 0x4d008,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_npu_axi_clk",
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_npu_bwmon_axi_clk = {
- .halt_reg = 0x73008,
- .halt_check = BRANCH_HALT,
- .clkr = {
- .enable_reg = 0x73008,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_npu_bwmon_axi_clk",
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_npu_bwmon_dma_cfg_ahb_clk = {
- .halt_reg = 0x73018,
- .halt_check = BRANCH_HALT,
- .clkr = {
- .enable_reg = 0x73018,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_npu_bwmon_dma_cfg_ahb_clk",
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_npu_bwmon_dsp_cfg_ahb_clk = {
- .halt_reg = 0x7301c,
- .halt_check = BRANCH_HALT,
- .clkr = {
- .enable_reg = 0x7301c,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_npu_bwmon_dsp_cfg_ahb_clk",
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_npu_cfg_ahb_clk = {
- .halt_reg = 0x4d004,
- .halt_check = BRANCH_HALT,
- .hwcg_reg = 0x4d004,
- .hwcg_bit = 1,
- .clkr = {
- .enable_reg = 0x4d004,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_npu_cfg_ahb_clk",
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_npu_dma_clk = {
- .halt_reg = 0x4d1a0,
- .halt_check = BRANCH_HALT,
- .hwcg_reg = 0x4d1a0,
- .hwcg_bit = 1,
- .clkr = {
- .enable_reg = 0x4d1a0,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_npu_dma_clk",
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_npu_gpll0_clk_src = {
- .halt_check = BRANCH_HALT_DELAY,
- .clkr = {
- .enable_reg = 0x52000,
- .enable_mask = BIT(25),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_npu_gpll0_clk_src",
- .parent_hws = (const struct clk_hw*[]){
- &gpll0.clkr.hw,
- },
- .num_parents = 1,
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_npu_gpll0_div_clk_src = {
- .halt_check = BRANCH_HALT_DELAY,
- .clkr = {
- .enable_reg = 0x52000,
- .enable_mask = BIT(26),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_npu_gpll0_div_clk_src",
- .parent_hws = (const struct clk_hw*[]){
- &gcc_pll0_main_div_cdiv.hw,
- },
- .num_parents = 1,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_pdm2_clk = {
- .halt_reg = 0x3300c,
- .halt_check = BRANCH_HALT,
- .clkr = {
- .enable_reg = 0x3300c,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_pdm2_clk",
- .parent_hws = (const struct clk_hw*[]){
- &gcc_pdm2_clk_src.clkr.hw,
- },
- .num_parents = 1,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_pdm_ahb_clk = {
- .halt_reg = 0x33004,
- .halt_check = BRANCH_HALT,
- .hwcg_reg = 0x33004,
- .hwcg_bit = 1,
- .clkr = {
- .enable_reg = 0x33004,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_pdm_ahb_clk",
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_pdm_xo4_clk = {
- .halt_reg = 0x33008,
- .halt_check = BRANCH_HALT,
- .clkr = {
- .enable_reg = 0x33008,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_pdm_xo4_clk",
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_prng_ahb_clk = {
- .halt_reg = 0x34004,
- .halt_check = BRANCH_HALT_VOTED,
- .hwcg_reg = 0x34004,
- .hwcg_bit = 1,
- .clkr = {
- .enable_reg = 0x52000,
- .enable_mask = BIT(13),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_prng_ahb_clk",
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_qspi_cnoc_periph_ahb_clk = {
- .halt_reg = 0x4b004,
- .halt_check = BRANCH_HALT,
- .hwcg_reg = 0x4b004,
- .hwcg_bit = 1,
- .clkr = {
- .enable_reg = 0x4b004,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_qspi_cnoc_periph_ahb_clk",
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_qspi_core_clk = {
- .halt_reg = 0x4b008,
- .halt_check = BRANCH_HALT,
- .clkr = {
- .enable_reg = 0x4b008,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_qspi_core_clk",
- .parent_hws = (const struct clk_hw*[]){
- &gcc_qspi_core_clk_src.clkr.hw,
- },
- .num_parents = 1,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_qupv3_wrap0_core_2x_clk = {
- .halt_reg = 0x17014,
- .halt_check = BRANCH_HALT_VOTED,
- .clkr = {
- .enable_reg = 0x52008,
- .enable_mask = BIT(9),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_qupv3_wrap0_core_2x_clk",
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_qupv3_wrap0_core_clk = {
- .halt_reg = 0x1700c,
- .halt_check = BRANCH_HALT_VOTED,
- .clkr = {
- .enable_reg = 0x52008,
- .enable_mask = BIT(8),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_qupv3_wrap0_core_clk",
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_qupv3_wrap0_s0_clk = {
- .halt_reg = 0x17030,
- .halt_check = BRANCH_HALT_VOTED,
- .clkr = {
- .enable_reg = 0x52008,
- .enable_mask = BIT(10),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_qupv3_wrap0_s0_clk",
- .parent_hws = (const struct clk_hw*[]){
- &gcc_qupv3_wrap0_s0_clk_src.clkr.hw,
- },
- .num_parents = 1,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_qupv3_wrap0_s1_clk = {
- .halt_reg = 0x17160,
- .halt_check = BRANCH_HALT_VOTED,
- .clkr = {
- .enable_reg = 0x52008,
- .enable_mask = BIT(11),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_qupv3_wrap0_s1_clk",
- .parent_hws = (const struct clk_hw*[]){
- &gcc_qupv3_wrap0_s1_clk_src.clkr.hw,
- },
- .num_parents = 1,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_qupv3_wrap0_s2_clk = {
- .halt_reg = 0x17290,
- .halt_check = BRANCH_HALT_VOTED,
- .clkr = {
- .enable_reg = 0x52008,
- .enable_mask = BIT(12),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_qupv3_wrap0_s2_clk",
- .parent_hws = (const struct clk_hw*[]){
- &gcc_qupv3_wrap0_s2_clk_src.clkr.hw,
- },
- .num_parents = 1,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_qupv3_wrap0_s3_clk = {
- .halt_reg = 0x173c0,
- .halt_check = BRANCH_HALT_VOTED,
- .clkr = {
- .enable_reg = 0x52008,
- .enable_mask = BIT(13),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_qupv3_wrap0_s3_clk",
- .parent_hws = (const struct clk_hw*[]){
- &gcc_qupv3_wrap0_s3_clk_src.clkr.hw,
- },
- .num_parents = 1,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_qupv3_wrap0_s4_clk = {
- .halt_reg = 0x174f0,
- .halt_check = BRANCH_HALT_VOTED,
- .clkr = {
- .enable_reg = 0x52008,
- .enable_mask = BIT(14),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_qupv3_wrap0_s4_clk",
- .parent_hws = (const struct clk_hw*[]){
- &gcc_qupv3_wrap0_s4_clk_src.clkr.hw,
- },
- .num_parents = 1,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_qupv3_wrap0_s5_clk = {
- .halt_reg = 0x17620,
- .halt_check = BRANCH_HALT_VOTED,
- .clkr = {
- .enable_reg = 0x52008,
- .enable_mask = BIT(15),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_qupv3_wrap0_s5_clk",
- .parent_hws = (const struct clk_hw*[]){
- &gcc_qupv3_wrap0_s5_clk_src.clkr.hw,
- },
- .num_parents = 1,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_qupv3_wrap1_core_2x_clk = {
- .halt_reg = 0x18004,
- .halt_check = BRANCH_HALT_VOTED,
- .clkr = {
- .enable_reg = 0x52008,
- .enable_mask = BIT(18),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_qupv3_wrap1_core_2x_clk",
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_qupv3_wrap1_core_clk = {
- .halt_reg = 0x18008,
- .halt_check = BRANCH_HALT_VOTED,
- .clkr = {
- .enable_reg = 0x52008,
- .enable_mask = BIT(19),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_qupv3_wrap1_core_clk",
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_qupv3_wrap1_s0_clk = {
- .halt_reg = 0x18014,
- .halt_check = BRANCH_HALT_VOTED,
- .clkr = {
- .enable_reg = 0x52008,
- .enable_mask = BIT(22),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_qupv3_wrap1_s0_clk",
- .parent_hws = (const struct clk_hw*[]){
- &gcc_qupv3_wrap1_s0_clk_src.clkr.hw,
- },
- .num_parents = 1,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_qupv3_wrap1_s1_clk = {
- .halt_reg = 0x18144,
- .halt_check = BRANCH_HALT_VOTED,
- .clkr = {
- .enable_reg = 0x52008,
- .enable_mask = BIT(23),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_qupv3_wrap1_s1_clk",
- .parent_hws = (const struct clk_hw*[]){
- &gcc_qupv3_wrap1_s1_clk_src.clkr.hw,
- },
- .num_parents = 1,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_qupv3_wrap1_s2_clk = {
- .halt_reg = 0x18274,
- .halt_check = BRANCH_HALT_VOTED,
- .clkr = {
- .enable_reg = 0x52008,
- .enable_mask = BIT(24),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_qupv3_wrap1_s2_clk",
- .parent_hws = (const struct clk_hw*[]){
- &gcc_qupv3_wrap1_s2_clk_src.clkr.hw,
- },
- .num_parents = 1,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_qupv3_wrap1_s3_clk = {
- .halt_reg = 0x183a4,
- .halt_check = BRANCH_HALT_VOTED,
- .clkr = {
- .enable_reg = 0x52008,
- .enable_mask = BIT(25),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_qupv3_wrap1_s3_clk",
- .parent_hws = (const struct clk_hw*[]){
- &gcc_qupv3_wrap1_s3_clk_src.clkr.hw,
- },
- .num_parents = 1,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_qupv3_wrap1_s4_clk = {
- .halt_reg = 0x184d4,
- .halt_check = BRANCH_HALT_VOTED,
- .clkr = {
- .enable_reg = 0x52008,
- .enable_mask = BIT(26),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_qupv3_wrap1_s4_clk",
- .parent_hws = (const struct clk_hw*[]){
- &gcc_qupv3_wrap1_s4_clk_src.clkr.hw,
- },
- .num_parents = 1,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_qupv3_wrap1_s5_clk = {
- .halt_reg = 0x18604,
- .halt_check = BRANCH_HALT_VOTED,
- .clkr = {
- .enable_reg = 0x52008,
- .enable_mask = BIT(27),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_qupv3_wrap1_s5_clk",
- .parent_hws = (const struct clk_hw*[]){
- &gcc_qupv3_wrap1_s5_clk_src.clkr.hw,
- },
- .num_parents = 1,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_qupv3_wrap_0_m_ahb_clk = {
- .halt_reg = 0x17004,
- .halt_check = BRANCH_HALT_VOTED,
- .clkr = {
- .enable_reg = 0x52008,
- .enable_mask = BIT(6),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_qupv3_wrap_0_m_ahb_clk",
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_qupv3_wrap_0_s_ahb_clk = {
- .halt_reg = 0x17008,
- .halt_check = BRANCH_HALT_VOTED,
- .hwcg_reg = 0x17008,
- .hwcg_bit = 1,
- .clkr = {
- .enable_reg = 0x52008,
- .enable_mask = BIT(7),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_qupv3_wrap_0_s_ahb_clk",
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_qupv3_wrap_1_m_ahb_clk = {
- .halt_reg = 0x1800c,
- .halt_check = BRANCH_HALT_VOTED,
- .clkr = {
- .enable_reg = 0x52008,
- .enable_mask = BIT(20),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_qupv3_wrap_1_m_ahb_clk",
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_qupv3_wrap_1_s_ahb_clk = {
- .halt_reg = 0x18010,
- .halt_check = BRANCH_HALT_VOTED,
- .hwcg_reg = 0x18010,
- .hwcg_bit = 1,
- .clkr = {
- .enable_reg = 0x52008,
- .enable_mask = BIT(21),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_qupv3_wrap_1_s_ahb_clk",
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_sdcc1_ahb_clk = {
- .halt_reg = 0x12008,
- .halt_check = BRANCH_HALT,
- .clkr = {
- .enable_reg = 0x12008,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_sdcc1_ahb_clk",
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_sdcc1_apps_clk = {
- .halt_reg = 0x1200c,
- .halt_check = BRANCH_HALT,
- .clkr = {
- .enable_reg = 0x1200c,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_sdcc1_apps_clk",
- .parent_hws = (const struct clk_hw*[]){
- &gcc_sdcc1_apps_clk_src.clkr.hw,
- },
- .num_parents = 1,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_sdcc1_ice_core_clk = {
- .halt_reg = 0x12040,
- .halt_check = BRANCH_HALT,
- .clkr = {
- .enable_reg = 0x12040,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_sdcc1_ice_core_clk",
- .parent_hws = (const struct clk_hw*[]){
- &gcc_sdcc1_ice_core_clk_src.clkr.hw,
- },
- .num_parents = 1,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_sdcc2_ahb_clk = {
- .halt_reg = 0x14008,
- .halt_check = BRANCH_HALT,
- .clkr = {
- .enable_reg = 0x14008,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_sdcc2_ahb_clk",
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_sdcc2_apps_clk = {
- .halt_reg = 0x14004,
- .halt_check = BRANCH_HALT,
- .clkr = {
- .enable_reg = 0x14004,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_sdcc2_apps_clk",
- .parent_hws = (const struct clk_hw*[]){
- &gcc_sdcc2_apps_clk_src.clkr.hw,
- },
- .num_parents = 1,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_sys_noc_cpuss_ahb_clk = {
- .halt_reg = 0x4144,
- .halt_check = BRANCH_HALT_VOTED,
- .clkr = {
- .enable_reg = 0x52000,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_sys_noc_cpuss_ahb_clk",
- .parent_hws = (const struct clk_hw*[]){
- &gcc_cpuss_ahb_clk_src.clkr.hw,
- },
- .num_parents = 1,
- .flags = CLK_IS_CRITICAL | CLK_SET_RATE_PARENT,
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_ufs_mem_clkref_clk = {
- .halt_reg = 0x8c000,
- .halt_check = BRANCH_HALT,
- .clkr = {
- .enable_reg = 0x8c000,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_ufs_mem_clkref_clk",
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_ufs_phy_ahb_clk = {
- .halt_reg = 0x77014,
- .halt_check = BRANCH_HALT,
- .hwcg_reg = 0x77014,
- .hwcg_bit = 1,
- .clkr = {
- .enable_reg = 0x77014,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_ufs_phy_ahb_clk",
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_ufs_phy_axi_clk = {
- .halt_reg = 0x77038,
- .halt_check = BRANCH_HALT,
- .hwcg_reg = 0x77038,
- .hwcg_bit = 1,
- .clkr = {
- .enable_reg = 0x77038,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_ufs_phy_axi_clk",
- .parent_hws = (const struct clk_hw*[]){
- &gcc_ufs_phy_axi_clk_src.clkr.hw,
- },
- .num_parents = 1,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_ufs_phy_ice_core_clk = {
- .halt_reg = 0x77090,
- .halt_check = BRANCH_HALT,
- .hwcg_reg = 0x77090,
- .hwcg_bit = 1,
- .clkr = {
- .enable_reg = 0x77090,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_ufs_phy_ice_core_clk",
- .parent_hws = (const struct clk_hw*[]){
- &gcc_ufs_phy_ice_core_clk_src.clkr.hw,
- },
- .num_parents = 1,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_ufs_phy_phy_aux_clk = {
- .halt_reg = 0x77094,
- .halt_check = BRANCH_HALT,
- .hwcg_reg = 0x77094,
- .hwcg_bit = 1,
- .clkr = {
- .enable_reg = 0x77094,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_ufs_phy_phy_aux_clk",
- .parent_hws = (const struct clk_hw*[]){
- &gcc_ufs_phy_phy_aux_clk_src.clkr.hw,
- },
- .num_parents = 1,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_ufs_phy_rx_symbol_0_clk = {
- .halt_reg = 0x7701c,
- .halt_check = BRANCH_HALT_SKIP,
- .clkr = {
- .enable_reg = 0x7701c,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_ufs_phy_rx_symbol_0_clk",
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_ufs_phy_tx_symbol_0_clk = {
- .halt_reg = 0x77018,
- .halt_check = BRANCH_HALT_SKIP,
- .clkr = {
- .enable_reg = 0x77018,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_ufs_phy_tx_symbol_0_clk",
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_ufs_phy_unipro_core_clk = {
- .halt_reg = 0x7708c,
- .halt_check = BRANCH_HALT,
- .hwcg_reg = 0x7708c,
- .hwcg_bit = 1,
- .clkr = {
- .enable_reg = 0x7708c,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_ufs_phy_unipro_core_clk",
- .parent_hws = (const struct clk_hw*[]){
- &gcc_ufs_phy_unipro_core_clk_src.clkr.hw,
- },
- .num_parents = 1,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_usb30_prim_master_clk = {
- .halt_reg = 0xf010,
- .halt_check = BRANCH_HALT,
- .clkr = {
- .enable_reg = 0xf010,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_usb30_prim_master_clk",
- .parent_hws = (const struct clk_hw*[]){
- &gcc_usb30_prim_master_clk_src.clkr.hw,
- },
- .num_parents = 1,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_usb30_prim_mock_utmi_clk = {
- .halt_reg = 0xf018,
- .halt_check = BRANCH_HALT,
- .clkr = {
- .enable_reg = 0xf018,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_usb30_prim_mock_utmi_clk",
- .parent_data = &(const struct clk_parent_data){
- .hw =
- &gcc_usb30_prim_mock_utmi_clk_src.clkr.hw,
- },
- .num_parents = 1,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_usb30_prim_sleep_clk = {
- .halt_reg = 0xf014,
- .halt_check = BRANCH_HALT,
- .clkr = {
- .enable_reg = 0xf014,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_usb30_prim_sleep_clk",
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_usb3_prim_clkref_clk = {
- .halt_reg = 0x8c010,
- .halt_check = BRANCH_HALT,
- .clkr = {
- .enable_reg = 0x8c010,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_usb3_prim_clkref_clk",
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_usb3_prim_phy_aux_clk = {
- .halt_reg = 0xf050,
- .halt_check = BRANCH_HALT,
- .clkr = {
- .enable_reg = 0xf050,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_usb3_prim_phy_aux_clk",
- .parent_hws = (const struct clk_hw*[]){
- &gcc_usb3_prim_phy_aux_clk_src.clkr.hw,
- },
- .num_parents = 1,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_usb3_prim_phy_com_aux_clk = {
- .halt_reg = 0xf054,
- .halt_check = BRANCH_HALT,
- .clkr = {
- .enable_reg = 0xf054,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_usb3_prim_phy_com_aux_clk",
- .parent_hws = (const struct clk_hw*[]){
- &gcc_usb3_prim_phy_aux_clk_src.clkr.hw,
- },
- .num_parents = 1,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_usb3_prim_phy_pipe_clk = {
- .halt_reg = 0xf058,
- .halt_check = BRANCH_HALT_SKIP,
- .clkr = {
- .enable_reg = 0xf058,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_usb3_prim_phy_pipe_clk",
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_usb_phy_cfg_ahb2phy_clk = {
- .halt_reg = 0x6a004,
- .halt_check = BRANCH_HALT,
- .hwcg_reg = 0x6a004,
- .hwcg_bit = 1,
- .clkr = {
- .enable_reg = 0x6a004,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_usb_phy_cfg_ahb2phy_clk",
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_video_axi_clk = {
- .halt_reg = 0xb01c,
- .halt_check = BRANCH_HALT,
- .clkr = {
- .enable_reg = 0xb01c,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_video_axi_clk",
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_video_gpll0_div_clk_src = {
- .halt_check = BRANCH_HALT_DELAY,
- .clkr = {
- .enable_reg = 0x52000,
- .enable_mask = BIT(20),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_video_gpll0_div_clk_src",
- .parent_hws = (const struct clk_hw*[]){
- &gcc_pll0_main_div_cdiv.hw,
- },
- .num_parents = 1,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_video_throttle_axi_clk = {
- .halt_reg = 0xb07c,
- .halt_check = BRANCH_HALT,
- .hwcg_reg = 0xb07c,
- .hwcg_bit = 1,
- .clkr = {
- .enable_reg = 0xb07c,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_video_throttle_axi_clk",
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_mss_cfg_ahb_clk = {
- .halt_reg = 0x8a000,
- .halt_check = BRANCH_HALT,
- .clkr = {
- .enable_reg = 0x8a000,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_mss_cfg_ahb_clk",
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_mss_mfab_axis_clk = {
- .halt_reg = 0x8a004,
- .halt_check = BRANCH_HALT_VOTED,
- .clkr = {
- .enable_reg = 0x8a004,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_mss_mfab_axis_clk",
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_mss_nav_axi_clk = {
- .halt_reg = 0x8a00c,
- .halt_check = BRANCH_HALT_VOTED,
- .clkr = {
- .enable_reg = 0x8a00c,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_mss_nav_axi_clk",
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_mss_snoc_axi_clk = {
- .halt_reg = 0x8a150,
- .halt_check = BRANCH_HALT,
- .clkr = {
- .enable_reg = 0x8a150,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_mss_snoc_axi_clk",
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_mss_q6_memnoc_axi_clk = {
- .halt_reg = 0x8a154,
- .halt_check = BRANCH_HALT,
- .clkr = {
- .enable_reg = 0x8a154,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_mss_q6_memnoc_axi_clk",
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_lpass_cfg_noc_sway_clk = {
- .halt_reg = 0x47018,
- .halt_check = BRANCH_HALT_DELAY,
- .clkr = {
- .enable_reg = 0x47018,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_lpass_cfg_noc_sway_clk",
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct gdsc ufs_phy_gdsc = {
- .gdscr = 0x77004,
- .pd = {
- .name = "ufs_phy_gdsc",
- },
- .pwrsts = PWRSTS_OFF_ON,
- };
- static struct gdsc usb30_prim_gdsc = {
- .gdscr = 0x0f004,
- .pd = {
- .name = "usb30_prim_gdsc",
- },
- .pwrsts = PWRSTS_RET_ON,
- };
- static struct gdsc hlos1_vote_mmnoc_mmu_tbu_hf0_gdsc = {
- .gdscr = 0x7d040,
- .pd = {
- .name = "hlos1_vote_mmnoc_mmu_tbu_hf0_gdsc",
- },
- .pwrsts = PWRSTS_OFF_ON,
- .flags = VOTABLE,
- };
- static struct gdsc hlos1_vote_mmnoc_mmu_tbu_sf_gdsc = {
- .gdscr = 0x7d044,
- .pd = {
- .name = "hlos1_vote_mmnoc_mmu_tbu_sf_gdsc",
- },
- .pwrsts = PWRSTS_OFF_ON,
- .flags = VOTABLE,
- };
- static struct gdsc *gcc_sc7180_gdscs[] = {
- [UFS_PHY_GDSC] = &ufs_phy_gdsc,
- [USB30_PRIM_GDSC] = &usb30_prim_gdsc,
- [HLOS1_VOTE_MMNOC_MMU_TBU_HF0_GDSC] =
- &hlos1_vote_mmnoc_mmu_tbu_hf0_gdsc,
- [HLOS1_VOTE_MMNOC_MMU_TBU_SF_GDSC] =
- &hlos1_vote_mmnoc_mmu_tbu_sf_gdsc,
- };
- static struct clk_hw *gcc_sc7180_hws[] = {
- [GCC_GPLL0_MAIN_DIV_CDIV] = &gcc_pll0_main_div_cdiv.hw,
- };
- static struct clk_regmap *gcc_sc7180_clocks[] = {
- [GCC_AGGRE_UFS_PHY_AXI_CLK] = &gcc_aggre_ufs_phy_axi_clk.clkr,
- [GCC_AGGRE_USB3_PRIM_AXI_CLK] = &gcc_aggre_usb3_prim_axi_clk.clkr,
- [GCC_BOOT_ROM_AHB_CLK] = &gcc_boot_rom_ahb_clk.clkr,
- [GCC_CAMERA_HF_AXI_CLK] = &gcc_camera_hf_axi_clk.clkr,
- [GCC_CAMERA_THROTTLE_HF_AXI_CLK] = &gcc_camera_throttle_hf_axi_clk.clkr,
- [GCC_CE1_AHB_CLK] = &gcc_ce1_ahb_clk.clkr,
- [GCC_CE1_AXI_CLK] = &gcc_ce1_axi_clk.clkr,
- [GCC_CE1_CLK] = &gcc_ce1_clk.clkr,
- [GCC_CFG_NOC_USB3_PRIM_AXI_CLK] = &gcc_cfg_noc_usb3_prim_axi_clk.clkr,
- [GCC_CPUSS_AHB_CLK] = &gcc_cpuss_ahb_clk.clkr,
- [GCC_CPUSS_AHB_CLK_SRC] = &gcc_cpuss_ahb_clk_src.clkr,
- [GCC_CPUSS_RBCPR_CLK] = &gcc_cpuss_rbcpr_clk.clkr,
- [GCC_DDRSS_GPU_AXI_CLK] = &gcc_ddrss_gpu_axi_clk.clkr,
- [GCC_DISP_GPLL0_CLK_SRC] = &gcc_disp_gpll0_clk_src.clkr,
- [GCC_DISP_GPLL0_DIV_CLK_SRC] = &gcc_disp_gpll0_div_clk_src.clkr,
- [GCC_DISP_HF_AXI_CLK] = &gcc_disp_hf_axi_clk.clkr,
- [GCC_DISP_THROTTLE_HF_AXI_CLK] = &gcc_disp_throttle_hf_axi_clk.clkr,
- [GCC_GP1_CLK] = &gcc_gp1_clk.clkr,
- [GCC_GP1_CLK_SRC] = &gcc_gp1_clk_src.clkr,
- [GCC_GP2_CLK] = &gcc_gp2_clk.clkr,
- [GCC_GP2_CLK_SRC] = &gcc_gp2_clk_src.clkr,
- [GCC_GP3_CLK] = &gcc_gp3_clk.clkr,
- [GCC_GP3_CLK_SRC] = &gcc_gp3_clk_src.clkr,
- [GCC_GPU_GPLL0_CLK_SRC] = &gcc_gpu_gpll0_clk_src.clkr,
- [GCC_GPU_GPLL0_DIV_CLK_SRC] = &gcc_gpu_gpll0_div_clk_src.clkr,
- [GCC_GPU_MEMNOC_GFX_CLK] = &gcc_gpu_memnoc_gfx_clk.clkr,
- [GCC_GPU_SNOC_DVM_GFX_CLK] = &gcc_gpu_snoc_dvm_gfx_clk.clkr,
- [GCC_NPU_AXI_CLK] = &gcc_npu_axi_clk.clkr,
- [GCC_NPU_BWMON_AXI_CLK] = &gcc_npu_bwmon_axi_clk.clkr,
- [GCC_NPU_BWMON_DMA_CFG_AHB_CLK] = &gcc_npu_bwmon_dma_cfg_ahb_clk.clkr,
- [GCC_NPU_BWMON_DSP_CFG_AHB_CLK] = &gcc_npu_bwmon_dsp_cfg_ahb_clk.clkr,
- [GCC_NPU_CFG_AHB_CLK] = &gcc_npu_cfg_ahb_clk.clkr,
- [GCC_NPU_DMA_CLK] = &gcc_npu_dma_clk.clkr,
- [GCC_NPU_GPLL0_CLK_SRC] = &gcc_npu_gpll0_clk_src.clkr,
- [GCC_NPU_GPLL0_DIV_CLK_SRC] = &gcc_npu_gpll0_div_clk_src.clkr,
- [GCC_PDM2_CLK] = &gcc_pdm2_clk.clkr,
- [GCC_PDM2_CLK_SRC] = &gcc_pdm2_clk_src.clkr,
- [GCC_PDM_AHB_CLK] = &gcc_pdm_ahb_clk.clkr,
- [GCC_PDM_XO4_CLK] = &gcc_pdm_xo4_clk.clkr,
- [GCC_PRNG_AHB_CLK] = &gcc_prng_ahb_clk.clkr,
- [GCC_QSPI_CNOC_PERIPH_AHB_CLK] = &gcc_qspi_cnoc_periph_ahb_clk.clkr,
- [GCC_QSPI_CORE_CLK] = &gcc_qspi_core_clk.clkr,
- [GCC_QSPI_CORE_CLK_SRC] = &gcc_qspi_core_clk_src.clkr,
- [GCC_QUPV3_WRAP0_CORE_2X_CLK] = &gcc_qupv3_wrap0_core_2x_clk.clkr,
- [GCC_QUPV3_WRAP0_CORE_CLK] = &gcc_qupv3_wrap0_core_clk.clkr,
- [GCC_QUPV3_WRAP0_S0_CLK] = &gcc_qupv3_wrap0_s0_clk.clkr,
- [GCC_QUPV3_WRAP0_S0_CLK_SRC] = &gcc_qupv3_wrap0_s0_clk_src.clkr,
- [GCC_QUPV3_WRAP0_S1_CLK] = &gcc_qupv3_wrap0_s1_clk.clkr,
- [GCC_QUPV3_WRAP0_S1_CLK_SRC] = &gcc_qupv3_wrap0_s1_clk_src.clkr,
- [GCC_QUPV3_WRAP0_S2_CLK] = &gcc_qupv3_wrap0_s2_clk.clkr,
- [GCC_QUPV3_WRAP0_S2_CLK_SRC] = &gcc_qupv3_wrap0_s2_clk_src.clkr,
- [GCC_QUPV3_WRAP0_S3_CLK] = &gcc_qupv3_wrap0_s3_clk.clkr,
- [GCC_QUPV3_WRAP0_S3_CLK_SRC] = &gcc_qupv3_wrap0_s3_clk_src.clkr,
- [GCC_QUPV3_WRAP0_S4_CLK] = &gcc_qupv3_wrap0_s4_clk.clkr,
- [GCC_QUPV3_WRAP0_S4_CLK_SRC] = &gcc_qupv3_wrap0_s4_clk_src.clkr,
- [GCC_QUPV3_WRAP0_S5_CLK] = &gcc_qupv3_wrap0_s5_clk.clkr,
- [GCC_QUPV3_WRAP0_S5_CLK_SRC] = &gcc_qupv3_wrap0_s5_clk_src.clkr,
- [GCC_QUPV3_WRAP1_CORE_2X_CLK] = &gcc_qupv3_wrap1_core_2x_clk.clkr,
- [GCC_QUPV3_WRAP1_CORE_CLK] = &gcc_qupv3_wrap1_core_clk.clkr,
- [GCC_QUPV3_WRAP1_S0_CLK] = &gcc_qupv3_wrap1_s0_clk.clkr,
- [GCC_QUPV3_WRAP1_S0_CLK_SRC] = &gcc_qupv3_wrap1_s0_clk_src.clkr,
- [GCC_QUPV3_WRAP1_S1_CLK] = &gcc_qupv3_wrap1_s1_clk.clkr,
- [GCC_QUPV3_WRAP1_S1_CLK_SRC] = &gcc_qupv3_wrap1_s1_clk_src.clkr,
- [GCC_QUPV3_WRAP1_S2_CLK] = &gcc_qupv3_wrap1_s2_clk.clkr,
- [GCC_QUPV3_WRAP1_S2_CLK_SRC] = &gcc_qupv3_wrap1_s2_clk_src.clkr,
- [GCC_QUPV3_WRAP1_S3_CLK] = &gcc_qupv3_wrap1_s3_clk.clkr,
- [GCC_QUPV3_WRAP1_S3_CLK_SRC] = &gcc_qupv3_wrap1_s3_clk_src.clkr,
- [GCC_QUPV3_WRAP1_S4_CLK] = &gcc_qupv3_wrap1_s4_clk.clkr,
- [GCC_QUPV3_WRAP1_S4_CLK_SRC] = &gcc_qupv3_wrap1_s4_clk_src.clkr,
- [GCC_QUPV3_WRAP1_S5_CLK] = &gcc_qupv3_wrap1_s5_clk.clkr,
- [GCC_QUPV3_WRAP1_S5_CLK_SRC] = &gcc_qupv3_wrap1_s5_clk_src.clkr,
- [GCC_QUPV3_WRAP_0_M_AHB_CLK] = &gcc_qupv3_wrap_0_m_ahb_clk.clkr,
- [GCC_QUPV3_WRAP_0_S_AHB_CLK] = &gcc_qupv3_wrap_0_s_ahb_clk.clkr,
- [GCC_QUPV3_WRAP_1_M_AHB_CLK] = &gcc_qupv3_wrap_1_m_ahb_clk.clkr,
- [GCC_QUPV3_WRAP_1_S_AHB_CLK] = &gcc_qupv3_wrap_1_s_ahb_clk.clkr,
- [GCC_SDCC1_AHB_CLK] = &gcc_sdcc1_ahb_clk.clkr,
- [GCC_SDCC1_APPS_CLK] = &gcc_sdcc1_apps_clk.clkr,
- [GCC_SDCC1_APPS_CLK_SRC] = &gcc_sdcc1_apps_clk_src.clkr,
- [GCC_SDCC1_ICE_CORE_CLK] = &gcc_sdcc1_ice_core_clk.clkr,
- [GCC_SDCC1_ICE_CORE_CLK_SRC] = &gcc_sdcc1_ice_core_clk_src.clkr,
- [GCC_SDCC2_AHB_CLK] = &gcc_sdcc2_ahb_clk.clkr,
- [GCC_SDCC2_APPS_CLK] = &gcc_sdcc2_apps_clk.clkr,
- [GCC_SDCC2_APPS_CLK_SRC] = &gcc_sdcc2_apps_clk_src.clkr,
- [GCC_SYS_NOC_CPUSS_AHB_CLK] = &gcc_sys_noc_cpuss_ahb_clk.clkr,
- [GCC_UFS_MEM_CLKREF_CLK] = &gcc_ufs_mem_clkref_clk.clkr,
- [GCC_UFS_PHY_AHB_CLK] = &gcc_ufs_phy_ahb_clk.clkr,
- [GCC_UFS_PHY_AXI_CLK] = &gcc_ufs_phy_axi_clk.clkr,
- [GCC_UFS_PHY_AXI_CLK_SRC] = &gcc_ufs_phy_axi_clk_src.clkr,
- [GCC_UFS_PHY_ICE_CORE_CLK] = &gcc_ufs_phy_ice_core_clk.clkr,
- [GCC_UFS_PHY_ICE_CORE_CLK_SRC] = &gcc_ufs_phy_ice_core_clk_src.clkr,
- [GCC_UFS_PHY_PHY_AUX_CLK] = &gcc_ufs_phy_phy_aux_clk.clkr,
- [GCC_UFS_PHY_PHY_AUX_CLK_SRC] = &gcc_ufs_phy_phy_aux_clk_src.clkr,
- [GCC_UFS_PHY_RX_SYMBOL_0_CLK] = &gcc_ufs_phy_rx_symbol_0_clk.clkr,
- [GCC_UFS_PHY_TX_SYMBOL_0_CLK] = &gcc_ufs_phy_tx_symbol_0_clk.clkr,
- [GCC_UFS_PHY_UNIPRO_CORE_CLK] = &gcc_ufs_phy_unipro_core_clk.clkr,
- [GCC_UFS_PHY_UNIPRO_CORE_CLK_SRC] =
- &gcc_ufs_phy_unipro_core_clk_src.clkr,
- [GCC_USB30_PRIM_MASTER_CLK] = &gcc_usb30_prim_master_clk.clkr,
- [GCC_USB30_PRIM_MASTER_CLK_SRC] = &gcc_usb30_prim_master_clk_src.clkr,
- [GCC_USB30_PRIM_MOCK_UTMI_CLK] = &gcc_usb30_prim_mock_utmi_clk.clkr,
- [GCC_USB30_PRIM_MOCK_UTMI_CLK_SRC] =
- &gcc_usb30_prim_mock_utmi_clk_src.clkr,
- [GCC_USB30_PRIM_SLEEP_CLK] = &gcc_usb30_prim_sleep_clk.clkr,
- [GCC_USB3_PRIM_CLKREF_CLK] = &gcc_usb3_prim_clkref_clk.clkr,
- [GCC_USB3_PRIM_PHY_AUX_CLK] = &gcc_usb3_prim_phy_aux_clk.clkr,
- [GCC_USB3_PRIM_PHY_AUX_CLK_SRC] = &gcc_usb3_prim_phy_aux_clk_src.clkr,
- [GCC_USB3_PRIM_PHY_COM_AUX_CLK] = &gcc_usb3_prim_phy_com_aux_clk.clkr,
- [GCC_USB3_PRIM_PHY_PIPE_CLK] = &gcc_usb3_prim_phy_pipe_clk.clkr,
- [GCC_USB_PHY_CFG_AHB2PHY_CLK] = &gcc_usb_phy_cfg_ahb2phy_clk.clkr,
- [GCC_VIDEO_AXI_CLK] = &gcc_video_axi_clk.clkr,
- [GCC_VIDEO_GPLL0_DIV_CLK_SRC] = &gcc_video_gpll0_div_clk_src.clkr,
- [GCC_VIDEO_THROTTLE_AXI_CLK] = &gcc_video_throttle_axi_clk.clkr,
- [GPLL0] = &gpll0.clkr,
- [GPLL0_OUT_EVEN] = &gpll0_out_even.clkr,
- [GPLL6] = &gpll6.clkr,
- [GPLL7] = &gpll7.clkr,
- [GPLL4] = &gpll4.clkr,
- [GPLL1] = &gpll1.clkr,
- [GCC_MSS_CFG_AHB_CLK] = &gcc_mss_cfg_ahb_clk.clkr,
- [GCC_MSS_MFAB_AXIS_CLK] = &gcc_mss_mfab_axis_clk.clkr,
- [GCC_MSS_NAV_AXI_CLK] = &gcc_mss_nav_axi_clk.clkr,
- [GCC_MSS_Q6_MEMNOC_AXI_CLK] = &gcc_mss_q6_memnoc_axi_clk.clkr,
- [GCC_MSS_SNOC_AXI_CLK] = &gcc_mss_snoc_axi_clk.clkr,
- [GCC_SEC_CTRL_CLK_SRC] = &gcc_sec_ctrl_clk_src.clkr,
- [GCC_LPASS_CFG_NOC_SWAY_CLK] = &gcc_lpass_cfg_noc_sway_clk.clkr,
- };
- static const struct qcom_reset_map gcc_sc7180_resets[] = {
- [GCC_QUSB2PHY_PRIM_BCR] = { 0x26000 },
- [GCC_QUSB2PHY_SEC_BCR] = { 0x26004 },
- [GCC_UFS_PHY_BCR] = { 0x77000 },
- [GCC_USB30_PRIM_BCR] = { 0xf000 },
- [GCC_USB3_PHY_PRIM_BCR] = { 0x50000 },
- [GCC_USB3PHY_PHY_PRIM_BCR] = { 0x50004 },
- [GCC_USB3_PHY_SEC_BCR] = { 0x5000c },
- [GCC_USB3_DP_PHY_PRIM_BCR] = { 0x50008 },
- [GCC_USB3PHY_PHY_SEC_BCR] = { 0x50010 },
- [GCC_USB3_DP_PHY_SEC_BCR] = { 0x50014 },
- [GCC_USB_PHY_CFG_AHB2PHY_BCR] = { 0x6a000 },
- };
- static struct clk_rcg_dfs_data gcc_dfs_clocks[] = {
- DEFINE_RCG_DFS(gcc_qupv3_wrap0_s0_clk_src),
- DEFINE_RCG_DFS(gcc_qupv3_wrap0_s1_clk_src),
- DEFINE_RCG_DFS(gcc_qupv3_wrap0_s2_clk_src),
- DEFINE_RCG_DFS(gcc_qupv3_wrap0_s3_clk_src),
- DEFINE_RCG_DFS(gcc_qupv3_wrap0_s4_clk_src),
- DEFINE_RCG_DFS(gcc_qupv3_wrap0_s5_clk_src),
- DEFINE_RCG_DFS(gcc_qupv3_wrap1_s0_clk_src),
- DEFINE_RCG_DFS(gcc_qupv3_wrap1_s1_clk_src),
- DEFINE_RCG_DFS(gcc_qupv3_wrap1_s2_clk_src),
- DEFINE_RCG_DFS(gcc_qupv3_wrap1_s3_clk_src),
- DEFINE_RCG_DFS(gcc_qupv3_wrap1_s4_clk_src),
- DEFINE_RCG_DFS(gcc_qupv3_wrap1_s5_clk_src),
- };
- static const struct regmap_config gcc_sc7180_regmap_config = {
- .reg_bits = 32,
- .reg_stride = 4,
- .val_bits = 32,
- .max_register = 0x18208c,
- .fast_io = true,
- };
- static const struct qcom_cc_desc gcc_sc7180_desc = {
- .config = &gcc_sc7180_regmap_config,
- .clk_hws = gcc_sc7180_hws,
- .num_clk_hws = ARRAY_SIZE(gcc_sc7180_hws),
- .clks = gcc_sc7180_clocks,
- .num_clks = ARRAY_SIZE(gcc_sc7180_clocks),
- .resets = gcc_sc7180_resets,
- .num_resets = ARRAY_SIZE(gcc_sc7180_resets),
- .gdscs = gcc_sc7180_gdscs,
- .num_gdscs = ARRAY_SIZE(gcc_sc7180_gdscs),
- };
- static const struct of_device_id gcc_sc7180_match_table[] = {
- { .compatible = "qcom,gcc-sc7180" },
- { }
- };
- MODULE_DEVICE_TABLE(of, gcc_sc7180_match_table);
- static int gcc_sc7180_probe(struct platform_device *pdev)
- {
- struct regmap *regmap;
- int ret;
- regmap = qcom_cc_map(pdev, &gcc_sc7180_desc);
- if (IS_ERR(regmap))
- return PTR_ERR(regmap);
-
- regmap_update_bits(regmap, 0x09ffc, 0x3, 0x3);
- regmap_update_bits(regmap, 0x4d110, 0x3, 0x3);
- regmap_update_bits(regmap, 0x71028, 0x3, 0x3);
-
- regmap_update_bits(regmap, 0x48004, BIT(0), BIT(0));
- regmap_update_bits(regmap, 0x0b004, BIT(0), BIT(0));
- regmap_update_bits(regmap, 0x0b008, BIT(0), BIT(0));
- regmap_update_bits(regmap, 0x0b00c, BIT(0), BIT(0));
- regmap_update_bits(regmap, 0x0b02c, BIT(0), BIT(0));
- regmap_update_bits(regmap, 0x0b028, BIT(0), BIT(0));
- regmap_update_bits(regmap, 0x0b030, BIT(0), BIT(0));
- regmap_update_bits(regmap, 0x71004, BIT(0), BIT(0));
- ret = qcom_cc_register_rcg_dfs(regmap, gcc_dfs_clocks,
- ARRAY_SIZE(gcc_dfs_clocks));
- if (ret)
- return ret;
- return qcom_cc_really_probe(pdev, &gcc_sc7180_desc, regmap);
- }
- static struct platform_driver gcc_sc7180_driver = {
- .probe = gcc_sc7180_probe,
- .driver = {
- .name = "gcc-sc7180",
- .of_match_table = gcc_sc7180_match_table,
- },
- };
- static int __init gcc_sc7180_init(void)
- {
- return platform_driver_register(&gcc_sc7180_driver);
- }
- core_initcall(gcc_sc7180_init);
- static void __exit gcc_sc7180_exit(void)
- {
- platform_driver_unregister(&gcc_sc7180_driver);
- }
- module_exit(gcc_sc7180_exit);
- MODULE_DESCRIPTION("QTI GCC SC7180 Driver");
- MODULE_LICENSE("GPL v2");
|