clk-mt8186-wpe.c 1.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051
  1. // SPDX-License-Identifier: GPL-2.0-only
  2. //
  3. // Copyright (c) 2022 MediaTek Inc.
  4. // Author: Chun-Jie Chen <[email protected]>
  5. #include <linux/clk-provider.h>
  6. #include <linux/platform_device.h>
  7. #include <dt-bindings/clock/mt8186-clk.h>
  8. #include "clk-gate.h"
  9. #include "clk-mtk.h"
  10. static const struct mtk_gate_regs wpe_cg_regs = {
  11. .set_ofs = 0x0,
  12. .clr_ofs = 0x0,
  13. .sta_ofs = 0x0,
  14. };
  15. #define GATE_WPE(_id, _name, _parent, _shift) \
  16. GATE_MTK(_id, _name, _parent, &wpe_cg_regs, _shift, &mtk_clk_gate_ops_no_setclr_inv)
  17. static const struct mtk_gate wpe_clks[] = {
  18. GATE_WPE(CLK_WPE_CK_EN, "wpe", "top_wpe", 17),
  19. GATE_WPE(CLK_WPE_SMI_LARB8_CK_EN, "wpe_smi_larb8", "top_wpe", 19),
  20. GATE_WPE(CLK_WPE_SYS_EVENT_TX_CK_EN, "wpe_sys_event_tx", "top_wpe", 20),
  21. GATE_WPE(CLK_WPE_SMI_LARB8_PCLK_EN, "wpe_smi_larb8_p_en", "top_wpe", 25),
  22. };
  23. static const struct mtk_clk_desc wpe_desc = {
  24. .clks = wpe_clks,
  25. .num_clks = ARRAY_SIZE(wpe_clks),
  26. };
  27. static const struct of_device_id of_match_clk_mt8186_wpe[] = {
  28. {
  29. .compatible = "mediatek,mt8186-wpesys",
  30. .data = &wpe_desc,
  31. }, {
  32. /* sentinel */
  33. }
  34. };
  35. static struct platform_driver clk_mt8186_wpe_drv = {
  36. .probe = mtk_clk_simple_probe,
  37. .remove = mtk_clk_simple_remove,
  38. .driver = {
  39. .name = "clk-mt8186-wpe",
  40. .of_match_table = of_match_clk_mt8186_wpe,
  41. },
  42. };
  43. builtin_platform_driver(clk_mt8186_wpe_drv);