clock-sh7705.c 2.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081
  1. // SPDX-License-Identifier: GPL-2.0
  2. /*
  3. * arch/sh/kernel/cpu/sh3/clock-sh7705.c
  4. *
  5. * SH7705 support for the clock framework
  6. *
  7. * Copyright (C) 2005 Paul Mundt
  8. *
  9. * FRQCR parsing hacked out of arch/sh/kernel/time.c
  10. *
  11. * Copyright (C) 1999 Tetsuya Okada & Niibe Yutaka
  12. * Copyright (C) 2000 Philipp Rumpf <[email protected]>
  13. * Copyright (C) 2002, 2003, 2004 Paul Mundt
  14. * Copyright (C) 2002 M. R. Brown <[email protected]>
  15. */
  16. #include <linux/init.h>
  17. #include <linux/kernel.h>
  18. #include <asm/clock.h>
  19. #include <asm/freq.h>
  20. #include <asm/io.h>
  21. /*
  22. * SH7705 uses the same divisors as the generic SH-3 case, it's just the
  23. * FRQCR layout that is a bit different..
  24. */
  25. static int stc_multipliers[] = { 1, 2, 3, 4, 6, 1, 1, 1 };
  26. static int ifc_divisors[] = { 1, 2, 3, 4, 1, 1, 1, 1 };
  27. static int pfc_divisors[] = { 1, 2, 3, 4, 6, 1, 1, 1 };
  28. static void master_clk_init(struct clk *clk)
  29. {
  30. clk->rate *= pfc_divisors[__raw_readw(FRQCR) & 0x0003];
  31. }
  32. static struct sh_clk_ops sh7705_master_clk_ops = {
  33. .init = master_clk_init,
  34. };
  35. static unsigned long module_clk_recalc(struct clk *clk)
  36. {
  37. int idx = __raw_readw(FRQCR) & 0x0003;
  38. return clk->parent->rate / pfc_divisors[idx];
  39. }
  40. static struct sh_clk_ops sh7705_module_clk_ops = {
  41. .recalc = module_clk_recalc,
  42. };
  43. static unsigned long bus_clk_recalc(struct clk *clk)
  44. {
  45. int idx = (__raw_readw(FRQCR) & 0x0300) >> 8;
  46. return clk->parent->rate / stc_multipliers[idx];
  47. }
  48. static struct sh_clk_ops sh7705_bus_clk_ops = {
  49. .recalc = bus_clk_recalc,
  50. };
  51. static unsigned long cpu_clk_recalc(struct clk *clk)
  52. {
  53. int idx = (__raw_readw(FRQCR) & 0x0030) >> 4;
  54. return clk->parent->rate / ifc_divisors[idx];
  55. }
  56. static struct sh_clk_ops sh7705_cpu_clk_ops = {
  57. .recalc = cpu_clk_recalc,
  58. };
  59. static struct sh_clk_ops *sh7705_clk_ops[] = {
  60. &sh7705_master_clk_ops,
  61. &sh7705_module_clk_ops,
  62. &sh7705_bus_clk_ops,
  63. &sh7705_cpu_clk_ops,
  64. };
  65. void __init arch_init_clk_ops(struct sh_clk_ops **ops, int idx)
  66. {
  67. if (idx < ARRAY_SIZE(sh7705_clk_ops))
  68. *ops = sh7705_clk_ops[idx];
  69. }