irq.c 950 B

123456789101112131415161718192021222324252627282930313233343536373839404142434445
  1. // SPDX-License-Identifier: GPL-2.0
  2. /*
  3. * SDK7786 FPGA IRQ Controller Support.
  4. *
  5. * Copyright (C) 2010 Matt Fleming
  6. * Copyright (C) 2010 Paul Mundt
  7. */
  8. #include <linux/irq.h>
  9. #include <mach/fpga.h>
  10. #include <mach/irq.h>
  11. enum {
  12. ATA_IRQ_BIT = 1,
  13. SPI_BUSY_BIT = 2,
  14. LIRQ5_BIT = 3,
  15. LIRQ6_BIT = 4,
  16. LIRQ7_BIT = 5,
  17. LIRQ8_BIT = 6,
  18. KEY_IRQ_BIT = 7,
  19. PEN_IRQ_BIT = 8,
  20. ETH_IRQ_BIT = 9,
  21. RTC_ALARM_BIT = 10,
  22. CRYSTAL_FAIL_BIT = 12,
  23. ETH_PME_BIT = 14,
  24. };
  25. void __init sdk7786_init_irq(void)
  26. {
  27. unsigned int tmp;
  28. /* Enable priority encoding for all IRLs */
  29. fpga_write_reg(fpga_read_reg(INTMSR) | 0x0303, INTMSR);
  30. /* Clear FPGA interrupt status registers */
  31. fpga_write_reg(0x0000, INTASR);
  32. fpga_write_reg(0x0000, INTBSR);
  33. /* Unmask FPGA interrupts */
  34. tmp = fpga_read_reg(INTAMR);
  35. tmp &= ~(1 << ETH_IRQ_BIT);
  36. fpga_write_reg(tmp, INTAMR);
  37. plat_irq_setup_pins(IRQ_MODE_IRL7654_MASK);
  38. plat_irq_setup_pins(IRQ_MODE_IRL3210_MASK);
  39. }