dma-noncoherent.c 2.0 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980
  1. // SPDX-License-Identifier: GPL-2.0-only
  2. /*
  3. * RISC-V specific functions to support DMA for non-coherent devices
  4. *
  5. * Copyright (c) 2021 Western Digital Corporation or its affiliates.
  6. */
  7. #include <linux/dma-direct.h>
  8. #include <linux/dma-map-ops.h>
  9. #include <linux/mm.h>
  10. #include <asm/cacheflush.h>
  11. static bool noncoherent_supported;
  12. void arch_sync_dma_for_device(phys_addr_t paddr, size_t size,
  13. enum dma_data_direction dir)
  14. {
  15. void *vaddr = phys_to_virt(paddr);
  16. switch (dir) {
  17. case DMA_TO_DEVICE:
  18. ALT_CMO_OP(clean, vaddr, size, riscv_cbom_block_size);
  19. break;
  20. case DMA_FROM_DEVICE:
  21. ALT_CMO_OP(clean, vaddr, size, riscv_cbom_block_size);
  22. break;
  23. case DMA_BIDIRECTIONAL:
  24. ALT_CMO_OP(flush, vaddr, size, riscv_cbom_block_size);
  25. break;
  26. default:
  27. break;
  28. }
  29. }
  30. void arch_sync_dma_for_cpu(phys_addr_t paddr, size_t size,
  31. enum dma_data_direction dir)
  32. {
  33. void *vaddr = phys_to_virt(paddr);
  34. switch (dir) {
  35. case DMA_TO_DEVICE:
  36. break;
  37. case DMA_FROM_DEVICE:
  38. case DMA_BIDIRECTIONAL:
  39. ALT_CMO_OP(flush, vaddr, size, riscv_cbom_block_size);
  40. break;
  41. default:
  42. break;
  43. }
  44. }
  45. void arch_dma_prep_coherent(struct page *page, size_t size)
  46. {
  47. void *flush_addr = page_address(page);
  48. ALT_CMO_OP(flush, flush_addr, size, riscv_cbom_block_size);
  49. }
  50. void arch_setup_dma_ops(struct device *dev, u64 dma_base, u64 size,
  51. const struct iommu_ops *iommu, bool coherent)
  52. {
  53. WARN_TAINT(!coherent && riscv_cbom_block_size > ARCH_DMA_MINALIGN,
  54. TAINT_CPU_OUT_OF_SPEC,
  55. "%s %s: ARCH_DMA_MINALIGN smaller than riscv,cbom-block-size (%d < %d)",
  56. dev_driver_string(dev), dev_name(dev),
  57. ARCH_DMA_MINALIGN, riscv_cbom_block_size);
  58. WARN_TAINT(!coherent && !noncoherent_supported, TAINT_CPU_OUT_OF_SPEC,
  59. "%s %s: device non-coherent but no non-coherent operations supported",
  60. dev_driver_string(dev), dev_name(dev));
  61. dev->dma_coherent = coherent;
  62. }
  63. void riscv_noncoherent_supported(void)
  64. {
  65. WARN(!riscv_cbom_block_size,
  66. "Non-coherent DMA support enabled without a block size\n");
  67. noncoherent_supported = true;
  68. }