1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586 |
- /* SPDX-License-Identifier: GPL-2.0-only */
- /*
- * Copyright (C) 2015 Regents of the University of California
- */
- #ifndef _ASM_RISCV_ASM_H
- #define _ASM_RISCV_ASM_H
- #ifdef __ASSEMBLY__
- #define __ASM_STR(x) x
- #else
- #define __ASM_STR(x) #x
- #endif
- #if __riscv_xlen == 64
- #define __REG_SEL(a, b) __ASM_STR(a)
- #elif __riscv_xlen == 32
- #define __REG_SEL(a, b) __ASM_STR(b)
- #else
- #error "Unexpected __riscv_xlen"
- #endif
- #define REG_L __REG_SEL(ld, lw)
- #define REG_S __REG_SEL(sd, sw)
- #define REG_SC __REG_SEL(sc.d, sc.w)
- #define REG_AMOSWAP_AQ __REG_SEL(amoswap.d.aq, amoswap.w.aq)
- #define REG_ASM __REG_SEL(.dword, .word)
- #define SZREG __REG_SEL(8, 4)
- #define LGREG __REG_SEL(3, 2)
- #if __SIZEOF_POINTER__ == 8
- #ifdef __ASSEMBLY__
- #define RISCV_PTR .dword
- #define RISCV_SZPTR 8
- #define RISCV_LGPTR 3
- #else
- #define RISCV_PTR ".dword"
- #define RISCV_SZPTR "8"
- #define RISCV_LGPTR "3"
- #endif
- #elif __SIZEOF_POINTER__ == 4
- #ifdef __ASSEMBLY__
- #define RISCV_PTR .word
- #define RISCV_SZPTR 4
- #define RISCV_LGPTR 2
- #else
- #define RISCV_PTR ".word"
- #define RISCV_SZPTR "4"
- #define RISCV_LGPTR "2"
- #endif
- #else
- #error "Unexpected __SIZEOF_POINTER__"
- #endif
- #if (__SIZEOF_INT__ == 4)
- #define RISCV_INT __ASM_STR(.word)
- #define RISCV_SZINT __ASM_STR(4)
- #define RISCV_LGINT __ASM_STR(2)
- #else
- #error "Unexpected __SIZEOF_INT__"
- #endif
- #if (__SIZEOF_SHORT__ == 2)
- #define RISCV_SHORT __ASM_STR(.half)
- #define RISCV_SZSHORT __ASM_STR(2)
- #define RISCV_LGSHORT __ASM_STR(1)
- #else
- #error "Unexpected __SIZEOF_SHORT__"
- #endif
- #ifdef __ASSEMBLY__
- /* Common assembly source macros */
- /*
- * NOP sequence
- */
- .macro nops, num
- .rept \num
- nop
- .endr
- .endm
- #endif /* __ASSEMBLY__ */
- #endif /* _ASM_RISCV_ASM_H */
|