mpfs-icicle-kit-fabric.dtsi 1.8 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970
  1. // SPDX-License-Identifier: (GPL-2.0 OR MIT)
  2. /* Copyright (c) 2020-2021 Microchip Technology Inc */
  3. / {
  4. compatible = "microchip,mpfs-icicle-reference-rtlv2210", "microchip,mpfs-icicle-kit",
  5. "microchip,mpfs";
  6. core_pwm0: pwm@40000000 {
  7. compatible = "microchip,corepwm-rtl-v4";
  8. reg = <0x0 0x40000000 0x0 0xF0>;
  9. microchip,sync-update-mask = /bits/ 32 <0>;
  10. #pwm-cells = <3>;
  11. clocks = <&fabric_clk3>;
  12. status = "disabled";
  13. };
  14. i2c2: i2c@40000200 {
  15. compatible = "microchip,corei2c-rtl-v7";
  16. reg = <0x0 0x40000200 0x0 0x100>;
  17. #address-cells = <1>;
  18. #size-cells = <0>;
  19. clocks = <&fabric_clk3>;
  20. interrupt-parent = <&plic>;
  21. interrupts = <122>;
  22. clock-frequency = <100000>;
  23. status = "disabled";
  24. };
  25. fabric_clk3: fabric-clk3 {
  26. compatible = "fixed-clock";
  27. #clock-cells = <0>;
  28. clock-frequency = <50000000>;
  29. };
  30. fabric_clk1: fabric-clk1 {
  31. compatible = "fixed-clock";
  32. #clock-cells = <0>;
  33. clock-frequency = <125000000>;
  34. };
  35. pcie: pcie@3000000000 {
  36. compatible = "microchip,pcie-host-1.0";
  37. #address-cells = <0x3>;
  38. #interrupt-cells = <0x1>;
  39. #size-cells = <0x2>;
  40. device_type = "pci";
  41. reg = <0x30 0x0 0x0 0x8000000>, <0x0 0x43000000 0x0 0x10000>;
  42. reg-names = "cfg", "apb";
  43. bus-range = <0x0 0x7f>;
  44. interrupt-parent = <&plic>;
  45. interrupts = <119>;
  46. interrupt-map = <0 0 0 1 &pcie_intc 0>,
  47. <0 0 0 2 &pcie_intc 1>,
  48. <0 0 0 3 &pcie_intc 2>,
  49. <0 0 0 4 &pcie_intc 3>;
  50. interrupt-map-mask = <0 0 0 7>;
  51. clocks = <&fabric_clk1>, <&fabric_clk3>;
  52. clock-names = "fic1", "fic3";
  53. ranges = <0x3000000 0x0 0x8000000 0x30 0x8000000 0x0 0x80000000>;
  54. dma-ranges = <0x02000000 0x0 0x00000000 0x0 0x00000000 0x1 0x00000000>;
  55. msi-parent = <&pcie>;
  56. msi-controller;
  57. status = "disabled";
  58. pcie_intc: interrupt-controller {
  59. #address-cells = <0>;
  60. #interrupt-cells = <1>;
  61. interrupt-controller;
  62. };
  63. };
  64. };