123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869 |
- menu "CPU errata selection"
- config ERRATA_SIFIVE
- bool "SiFive errata"
- depends on !XIP_KERNEL
- select RISCV_ALTERNATIVE
- help
- All SiFive errata Kconfig depend on this Kconfig. Disabling
- this Kconfig will disable all SiFive errata. Please say "Y"
- here if your platform uses SiFive CPU cores.
- Otherwise, please say "N" here to avoid unnecessary overhead.
- config ERRATA_SIFIVE_CIP_453
- bool "Apply SiFive errata CIP-453"
- depends on ERRATA_SIFIVE && 64BIT
- default y
- help
- This will apply the SiFive CIP-453 errata to add sign extension
- to the $badaddr when exception type is instruction page fault
- and instruction access fault.
- If you don't know what to do here, say "Y".
- config ERRATA_SIFIVE_CIP_1200
- bool "Apply SiFive errata CIP-1200"
- depends on ERRATA_SIFIVE && 64BIT
- default y
- help
- This will apply the SiFive CIP-1200 errata to repalce all
- "sfence.vma addr" with "sfence.vma" to ensure that the addr
- has been flushed from TLB.
- If you don't know what to do here, say "Y".
- config ERRATA_THEAD
- bool "T-HEAD errata"
- depends on !XIP_KERNEL
- select RISCV_ALTERNATIVE
- help
- All T-HEAD errata Kconfig depend on this Kconfig. Disabling
- this Kconfig will disable all T-HEAD errata. Please say "Y"
- here if your platform uses T-HEAD CPU cores.
- Otherwise, please say "N" here to avoid unnecessary overhead.
- config ERRATA_THEAD_PBMT
- bool "Apply T-Head memory type errata"
- depends on ERRATA_THEAD && 64BIT && MMU
- select RISCV_ALTERNATIVE_EARLY
- default y
- help
- This will apply the memory type errata to handle the non-standard
- memory type bits in page-table-entries on T-Head SoCs.
- If you don't know what to do here, say "Y".
- config ERRATA_THEAD_CMO
- bool "Apply T-Head cache management errata"
- depends on ERRATA_THEAD && MMU
- select RISCV_DMA_NONCOHERENT
- default y
- help
- This will apply the cache management errata to handle the
- non-standard handling on non-coherent operations on T-Head SoCs.
- If you don't know what to do here, say "Y".
- endmenu # "CPU errata selection"
|