mucmc52.dts 4.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222
  1. // SPDX-License-Identifier: GPL-2.0-or-later
  2. /*
  3. * Manroland mucmc52 board Device Tree Source
  4. *
  5. * Copyright (C) 2009 DENX Software Engineering GmbH
  6. * Heiko Schocher <[email protected]>
  7. * Copyright 2006-2007 Secret Lab Technologies Ltd.
  8. */
  9. /include/ "mpc5200b.dtsi"
  10. /* Timer pins that need to be in GPIO mode */
  11. &gpt0 { gpio-controller; };
  12. &gpt1 { gpio-controller; };
  13. &gpt2 { gpio-controller; };
  14. &gpt3 { gpio-controller; };
  15. /* Disabled timers */
  16. &gpt4 { status = "disabled"; };
  17. &gpt5 { status = "disabled"; };
  18. &gpt6 { status = "disabled"; };
  19. &gpt7 { status = "disabled"; };
  20. / {
  21. model = "manroland,mucmc52";
  22. compatible = "manroland,mucmc52";
  23. soc5200@f0000000 {
  24. rtc@800 {
  25. status = "disabled";
  26. };
  27. can@900 {
  28. status = "disabled";
  29. };
  30. can@980 {
  31. status = "disabled";
  32. };
  33. spi@f00 {
  34. status = "disabled";
  35. };
  36. usb@1000 {
  37. status = "disabled";
  38. };
  39. psc@2000 { // PSC1
  40. compatible = "fsl,mpc5200b-psc-uart","fsl,mpc5200-psc-uart";
  41. };
  42. psc@2200 { // PSC2
  43. compatible = "fsl,mpc5200b-psc-uart","fsl,mpc5200-psc-uart";
  44. };
  45. psc@2400 { // PSC3
  46. status = "disabled";
  47. };
  48. psc@2600 { // PSC4
  49. status = "disabled";
  50. };
  51. psc@2800 { // PSC5
  52. status = "disabled";
  53. };
  54. psc@2c00 { // PSC6
  55. compatible = "fsl,mpc5200b-psc-uart","fsl,mpc5200-psc-uart";
  56. };
  57. ethernet@3000 {
  58. phy-handle = <&phy0>;
  59. };
  60. mdio@3000 {
  61. phy0: ethernet-phy@0 {
  62. compatible = "intel,lxt971";
  63. reg = <0>;
  64. };
  65. };
  66. i2c@3d00 {
  67. status = "disabled";
  68. };
  69. i2c@3d40 {
  70. hwmon@2c {
  71. compatible = "ad,adm9240";
  72. reg = <0x2c>;
  73. };
  74. rtc@51 {
  75. compatible = "nxp,pcf8563";
  76. reg = <0x51>;
  77. };
  78. };
  79. };
  80. pci@f0000d00 {
  81. interrupt-map-mask = <0xf800 0 0 7>;
  82. interrupt-map = <
  83. /* IDSEL 0x10 */
  84. 0x8000 0 0 1 &mpc5200_pic 0 3 3
  85. 0x8000 0 0 2 &mpc5200_pic 0 3 3
  86. 0x8000 0 0 3 &mpc5200_pic 0 2 3
  87. 0x8000 0 0 4 &mpc5200_pic 0 1 3
  88. >;
  89. ranges = <0x42000000 0 0x60000000 0x60000000 0 0x10000000>,
  90. <0x02000000 0 0x90000000 0x90000000 0 0x10000000>,
  91. <0x01000000 0 0x00000000 0xa0000000 0 0x01000000>;
  92. };
  93. localbus {
  94. ranges = <0 0 0xff800000 0x00800000
  95. 1 0 0x80000000 0x00800000
  96. 3 0 0x80000000 0x00800000>;
  97. flash@0,0 {
  98. compatible = "cfi-flash";
  99. reg = <0 0 0x00800000>;
  100. bank-width = <4>;
  101. device-width = <2>;
  102. #size-cells = <1>;
  103. #address-cells = <1>;
  104. partition@0 {
  105. label = "DTS";
  106. reg = <0x0 0x00100000>;
  107. };
  108. partition@100000 {
  109. label = "Kernel";
  110. reg = <0x100000 0x00200000>;
  111. };
  112. partition@300000 {
  113. label = "RootFS";
  114. reg = <0x00300000 0x00200000>;
  115. };
  116. partition@500000 {
  117. label = "user";
  118. reg = <0x00500000 0x00200000>;
  119. };
  120. partition@700000 {
  121. label = "U-Boot";
  122. reg = <0x00700000 0x00040000>;
  123. };
  124. partition@740000 {
  125. label = "Env";
  126. reg = <0x00740000 0x00020000>;
  127. };
  128. partition@760000 {
  129. label = "red. Env";
  130. reg = <0x00760000 0x00020000>;
  131. };
  132. partition@780000 {
  133. label = "reserve";
  134. reg = <0x00780000 0x00080000>;
  135. };
  136. };
  137. simple100: gpio-controller-100@3,600100 {
  138. compatible = "manroland,mucmc52-aux-gpio";
  139. reg = <3 0x00600100 0x1>;
  140. gpio-controller;
  141. #gpio-cells = <2>;
  142. };
  143. simple104: gpio-controller-104@3,600104 {
  144. compatible = "manroland,mucmc52-aux-gpio";
  145. reg = <3 0x00600104 0x1>;
  146. gpio-controller;
  147. #gpio-cells = <2>;
  148. };
  149. simple200: gpio-controller-200@3,600200 {
  150. compatible = "manroland,mucmc52-aux-gpio";
  151. reg = <3 0x00600200 0x1>;
  152. gpio-controller;
  153. #gpio-cells = <2>;
  154. };
  155. simple201: gpio-controller-201@3,600201 {
  156. compatible = "manroland,mucmc52-aux-gpio";
  157. reg = <3 0x00600201 0x1>;
  158. gpio-controller;
  159. #gpio-cells = <2>;
  160. };
  161. simple202: gpio-controller-202@3,600202 {
  162. compatible = "manroland,mucmc52-aux-gpio";
  163. reg = <3 0x00600202 0x1>;
  164. gpio-controller;
  165. #gpio-cells = <2>;
  166. };
  167. simple203: gpio-controller-203@3,600203 {
  168. compatible = "manroland,mucmc52-aux-gpio";
  169. reg = <3 0x00600203 0x1>;
  170. gpio-controller;
  171. #gpio-cells = <2>;
  172. };
  173. simple204: gpio-controller-204@3,600204 {
  174. compatible = "manroland,mucmc52-aux-gpio";
  175. reg = <3 0x00600204 0x1>;
  176. gpio-controller;
  177. #gpio-cells = <2>;
  178. };
  179. simple206: gpio-controller-206@3,600206 {
  180. compatible = "manroland,mucmc52-aux-gpio";
  181. reg = <3 0x00600206 0x1>;
  182. gpio-controller;
  183. #gpio-cells = <2>;
  184. };
  185. simple207: gpio-controller-207@3,600207 {
  186. compatible = "manroland,mucmc52-aux-gpio";
  187. reg = <3 0x00600207 0x1>;
  188. gpio-controller;
  189. #gpio-cells = <2>;
  190. };
  191. simple20f: gpio-controller-20f@3,60020f {
  192. compatible = "manroland,mucmc52-aux-gpio";
  193. reg = <3 0x0060020f 0x1>;
  194. gpio-controller;
  195. #gpio-cells = <2>;
  196. };
  197. };
  198. };