p1020rdb.dts 1.4 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162
  1. // SPDX-License-Identifier: GPL-2.0-or-later
  2. /*
  3. * P1020 RDB Device Tree Source
  4. *
  5. * Copyright 2009-2011 Freescale Semiconductor Inc.
  6. */
  7. /include/ "p1020si-pre.dtsi"
  8. / {
  9. model = "fsl,P1020RDB";
  10. compatible = "fsl,P1020RDB";
  11. memory {
  12. device_type = "memory";
  13. };
  14. board_lbc: lbc: localbus@ffe05000 {
  15. reg = <0 0xffe05000 0 0x1000>;
  16. /* NOR, NAND Flashes and Vitesse 5 port L2 switch */
  17. ranges = <0x0 0x0 0x0 0xef000000 0x01000000
  18. 0x1 0x0 0x0 0xffa00000 0x00040000
  19. 0x2 0x0 0x0 0xffb00000 0x00020000>;
  20. };
  21. board_soc: soc: soc@ffe00000 {
  22. ranges = <0x0 0x0 0xffe00000 0x100000>;
  23. };
  24. pci0: pcie@ffe09000 {
  25. ranges = <0x2000000 0x0 0xa0000000 0 0xa0000000 0x0 0x20000000
  26. 0x1000000 0x0 0x00000000 0 0xffc10000 0x0 0x10000>;
  27. reg = <0 0xffe09000 0 0x1000>;
  28. pcie@0 {
  29. ranges = <0x2000000 0x0 0xa0000000
  30. 0x2000000 0x0 0xa0000000
  31. 0x0 0x20000000
  32. 0x1000000 0x0 0x0
  33. 0x1000000 0x0 0x0
  34. 0x0 0x100000>;
  35. };
  36. };
  37. pci1: pcie@ffe0a000 {
  38. reg = <0 0xffe0a000 0 0x1000>;
  39. ranges = <0x2000000 0x0 0x80000000 0 0x80000000 0x0 0x20000000
  40. 0x1000000 0x0 0x00000000 0 0xffc00000 0x0 0x10000>;
  41. pcie@0 {
  42. ranges = <0x2000000 0x0 0x80000000
  43. 0x2000000 0x0 0x80000000
  44. 0x0 0x20000000
  45. 0x1000000 0x0 0x0
  46. 0x1000000 0x0 0x0
  47. 0x0 0x100000>;
  48. };
  49. };
  50. };
  51. /include/ "p1020rdb.dtsi"
  52. /include/ "p1020si-post.dtsi"