b4420si-post.dtsi 3.3 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697
  1. /*
  2. * B4420 Silicon/SoC Device Tree Source (post include)
  3. *
  4. * Copyright 2012 Freescale Semiconductor, Inc.
  5. *
  6. * Redistribution and use in source and binary forms, with or without
  7. * modification, are permitted provided that the following conditions are met:
  8. * * Redistributions of source code must retain the above copyright
  9. * notice, this list of conditions and the following disclaimer.
  10. * * Redistributions in binary form must reproduce the above copyright
  11. * notice, this list of conditions and the following disclaimer in the
  12. * documentation and/or other materials provided with the distribution.
  13. * * Neither the name of Freescale Semiconductor nor the
  14. * names of its contributors may be used to endorse or promote products
  15. * derived from this software without specific prior written permission.
  16. *
  17. *
  18. * ALTERNATIVELY, this software may be distributed under the terms of the
  19. * GNU General Public License ("GPL") as published by the Free Software
  20. * Foundation, either version 2 of that License or (at your option) any
  21. * later version.
  22. *
  23. * This software is provided by Freescale Semiconductor "as is" and any
  24. * express or implied warranties, including, but not limited to, the implied
  25. * warranties of merchantability and fitness for a particular purpose are
  26. * disclaimed. In no event shall Freescale Semiconductor be liable for any
  27. * direct, indirect, incidental, special, exemplary, or consequential damages
  28. * (including, but not limited to, procurement of substitute goods or services;
  29. * loss of use, data, or profits; or business interruption) however caused and
  30. * on any theory of liability, whether in contract, strict liability, or tort
  31. * (including negligence or otherwise) arising in any way out of the use of
  32. * this software, even if advised of the possibility of such damage.
  33. */
  34. /include/ "b4si-post.dtsi"
  35. /* controller at 0x200000 */
  36. &pci0 {
  37. compatible = "fsl,b4420-pcie", "fsl,qoriq-pcie-v2.4";
  38. };
  39. &dcsr {
  40. dcsr-epu@0 {
  41. compatible = "fsl,b4420-dcsr-epu", "fsl,dcsr-epu";
  42. };
  43. dcsr-npc {
  44. compatible = "fsl,b4420-dcsr-cnpc", "fsl,dcsr-cnpc";
  45. };
  46. dcsr-dpaa@9000 {
  47. compatible = "fsl,b4420-dcsr-dpaa", "fsl,dcsr-dpaa";
  48. };
  49. dcsr-ocn@11000 {
  50. compatible = "fsl,b4420-dcsr-ocn", "fsl,dcsr-ocn";
  51. };
  52. dcsr-nal@18000 {
  53. compatible = "fsl,b4420-dcsr-nal", "fsl,dcsr-nal";
  54. };
  55. dcsr-rcpm@22000 {
  56. compatible = "fsl,b4420-dcsr-rcpm", "fsl,dcsr-rcpm";
  57. };
  58. dcsr-snpc@30000 {
  59. compatible = "fsl,b4420-dcsr-snpc", "fsl,dcsr-snpc";
  60. };
  61. dcsr-snpc@31000 {
  62. compatible = "fsl,b4420-dcsr-snpc", "fsl,dcsr-snpc";
  63. };
  64. dcsr-cpu-sb-proxy@108000 {
  65. compatible = "fsl,dcsr-e6500-sb-proxy", "fsl,dcsr-cpu-sb-proxy";
  66. cpu-handle = <&cpu1>;
  67. reg = <0x108000 0x1000 0x109000 0x1000>;
  68. };
  69. };
  70. &soc {
  71. cpc: l3-cache-controller@10000 {
  72. compatible = "fsl,b4420-l3-cache-controller", "cache";
  73. };
  74. guts: global-utilities@e0000 {
  75. compatible = "fsl,b4420-device-config", "fsl,qoriq-device-config-2.0";
  76. };
  77. global-utilities@e1000 {
  78. compatible = "fsl,b4420-clockgen", "fsl,b4-clockgen",
  79. "fsl,qoriq-clockgen-2.0";
  80. };
  81. rcpm: global-utilities@e2000 {
  82. compatible = "fsl,b4420-rcpm", "fsl,qoriq-rcpm-2.0";
  83. };
  84. L2_1: l2-cache-controller@c20000 {
  85. compatible = "fsl,b4420-l2-cache-controller";
  86. reg = <0xc20000 0x40000>;
  87. next-level-cache = <&cpc>;
  88. };
  89. };