amigaone.dts 3.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169
  1. // SPDX-License-Identifier: GPL-2.0-or-later
  2. /*
  3. * AmigaOne Device Tree Source
  4. *
  5. * Copyright 2008 Gerhard Pircher ([email protected])
  6. */
  7. /dts-v1/;
  8. / {
  9. model = "AmigaOne";
  10. compatible = "eyetech,amigaone";
  11. coherency-off;
  12. #address-cells = <1>;
  13. #size-cells = <1>;
  14. cpus {
  15. #cpus = <1>;
  16. #address-cells = <1>;
  17. #size-cells = <0>;
  18. cpu@0 {
  19. device_type = "cpu";
  20. reg = <0>;
  21. d-cache-line-size = <32>; // 32 bytes
  22. i-cache-line-size = <32>; // 32 bytes
  23. d-cache-size = <32768>; // L1, 32K
  24. i-cache-size = <32768>; // L1, 32K
  25. timebase-frequency = <0>; // 33.3 MHz, from U-boot
  26. clock-frequency = <0>; // From U-boot
  27. bus-frequency = <0>; // From U-boot
  28. };
  29. };
  30. memory {
  31. device_type = "memory";
  32. reg = <0 0>; // From U-boot
  33. };
  34. pci@80000000 {
  35. device_type = "pci";
  36. compatible = "mai-logic,articia-s";
  37. bus-frequency = <33333333>;
  38. bus-range = <0 0xff>;
  39. ranges = <0x01000000 0 0x00000000 0xfe000000 0 0x00c00000 // PCI I/O
  40. 0x02000000 0 0x80000000 0x80000000 0 0x7d000000 // PCI memory
  41. 0x02000000 0 0x00000000 0xfd000000 0 0x01000000>; // PCI alias memory (ISA)
  42. // Configuration address and data register.
  43. reg = <0xfec00cf8 4
  44. 0xfee00cfc 4>;
  45. 8259-interrupt-acknowledge = <0xfef00000>;
  46. // Do not define a interrupt-parent here, if there is no
  47. // interrupt-map property.
  48. #address-cells = <3>;
  49. #size-cells = <2>;
  50. isa@7 {
  51. device_type = "isa";
  52. compatible = "pciclass,0601";
  53. vendor-id = <0x00001106>;
  54. device-id = <0x00000686>;
  55. revision-id = <0x00000010>;
  56. class-code = <0x00060100>;
  57. subsystem-id = <0>;
  58. subsystem-vendor-id = <0>;
  59. devsel-speed = <0x00000001>;
  60. min-grant = <0>;
  61. max-latency = <0>;
  62. /* First 4k for I/O at 0x0 on PCI mapped to 0x0 on ISA. */
  63. ranges = <0x00000001 0 0x01000000 0 0x00000000 0x00001000>;
  64. interrupt-parent = <&i8259>;
  65. #interrupt-cells = <2>;
  66. #address-cells = <2>;
  67. #size-cells = <1>;
  68. dma-controller@0 {
  69. compatible = "pnpPNP,200";
  70. reg = <1 0x00000000 0x00000020
  71. 1 0x00000080 0x00000010
  72. 1 0x000000c0 0x00000020>;
  73. };
  74. i8259: interrupt-controller@20 {
  75. device_type = "interrupt-controller";
  76. compatible = "pnpPNP,000";
  77. interrupt-controller;
  78. reg = <1 0x00000020 0x00000002
  79. 1 0x000000a0 0x00000002
  80. 1 0x000004d0 0x00000002>;
  81. reserved-interrupts = <2>;
  82. #interrupt-cells = <2>;
  83. };
  84. timer@40 {
  85. // Also adds pcspkr to platform devices.
  86. compatible = "pnpPNP,100";
  87. reg = <1 0x00000040 0x00000020>;
  88. };
  89. 8042@60 {
  90. device_type = "8042";
  91. reg = <1 0x00000060 0x00000001
  92. 1 0x00000064 0x00000001>;
  93. interrupts = <1 3 12 3>;
  94. #address-cells = <1>;
  95. #size-cells = <0>;
  96. keyboard@0 {
  97. compatible = "pnpPNP,303";
  98. reg = <0>;
  99. };
  100. mouse@1 {
  101. compatible = "pnpPNP,f03";
  102. reg = <1>;
  103. };
  104. };
  105. rtc@70 {
  106. compatible = "pnpPNP,b00";
  107. reg = <1 0x00000070 0x00000002>;
  108. interrupts = <8 3>;
  109. };
  110. serial@3f8 {
  111. device_type = "serial";
  112. compatible = "pnpPNP,501","pnpPNP,500";
  113. reg = <1 0x000003f8 0x00000008>;
  114. interrupts = <4 3>;
  115. clock-frequency = <1843200>;
  116. current-speed = <115200>;
  117. };
  118. serial@2f8 {
  119. device_type = "serial";
  120. compatible = "pnpPNP,501","pnpPNP,500";
  121. reg = <1 0x000002f8 0x00000008>;
  122. interrupts = <3 3>;
  123. clock-frequency = <1843200>;
  124. current-speed = <115200>;
  125. };
  126. parallel@378 {
  127. device_type = "parallel";
  128. // No ECP support for now, otherwise add "pnpPNP,401".
  129. compatible = "pnpPNP,400";
  130. reg = <1 0x00000378 0x00000003
  131. 1 0x00000778 0x00000003>;
  132. };
  133. fdc@3f0 {
  134. device_type = "fdc";
  135. compatible = "pnpPNP,700";
  136. reg = <1 0x000003f0 0x00000008>;
  137. interrupts = <6 3>;
  138. #address-cells = <1>;
  139. #size-cells = <0>;
  140. disk@0 {
  141. reg = <0>;
  142. };
  143. };
  144. };
  145. };
  146. chosen {
  147. stdout-path = "/pci@80000000/isa@7/serial@3f8";
  148. };
  149. };