or1klitex.dts 1.1 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364
  1. // SPDX-License-Identifier: GPL-2.0
  2. /*
  3. * LiteX-based System on Chip
  4. *
  5. * Copyright (C) 2019 Antmicro <www.antmicro.com>
  6. */
  7. /dts-v1/;
  8. / {
  9. compatible = "opencores,or1ksim";
  10. #address-cells = <1>;
  11. #size-cells = <1>;
  12. interrupt-parent = <&pic>;
  13. aliases {
  14. serial0 = &serial0;
  15. };
  16. chosen {
  17. bootargs = "console=liteuart";
  18. };
  19. memory@0 {
  20. device_type = "memory";
  21. reg = <0x00000000 0x10000000>;
  22. };
  23. cpus {
  24. #address-cells = <1>;
  25. #size-cells = <0>;
  26. cpu@0 {
  27. compatible = "opencores,or1200-rtlsvn481";
  28. reg = <0>;
  29. clock-frequency = <100000000>;
  30. };
  31. };
  32. pic: pic {
  33. compatible = "opencores,or1k-pic";
  34. #interrupt-cells = <1>;
  35. interrupt-controller;
  36. };
  37. serial0: serial@e0006800 {
  38. device_type = "serial";
  39. compatible = "litex,liteuart";
  40. reg = <0xe0006800 0x100>;
  41. };
  42. soc_ctrl0: soc_controller@e0000000 {
  43. compatible = "litex,soc-controller";
  44. reg = <0xe0000000 0xc>;
  45. status = "okay";
  46. };
  47. ethernet@e0001000 {
  48. compatible = "litex,liteeth";
  49. reg = <0xe0001000 0x7c>,
  50. <0xe0001800 0x0a>,
  51. <0x80000000 0x2000>;
  52. reg-names = "mac", "mdio", "buffer";
  53. interrupts = <2>;
  54. };
  55. };