cpu-feature-overrides.h 1.6 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162
  1. /* SPDX-License-Identifier: GPL-2.0-or-later */
  2. /*
  3. * IDT RC32434 specific CPU feature overrides
  4. *
  5. * Copyright (C) 2008 Florian Fainelli <[email protected]>
  6. *
  7. * This file was derived from: include/asm-mips/cpu-features.h
  8. * Copyright (C) 2003, 2004 Ralf Baechle
  9. * Copyright (C) 2004 Maciej W. Rozycki
  10. */
  11. #ifndef __ASM_MACH_RC32434_CPU_FEATURE_OVERRIDES_H
  12. #define __ASM_MACH_RC32434_CPU_FEATURE_OVERRIDES_H
  13. /*
  14. * The IDT RC32434 SOC has a built-in MIPS 4Kc core.
  15. */
  16. #define cpu_has_tlb 1
  17. #define cpu_has_4kex 1
  18. #define cpu_has_3k_cache 0
  19. #define cpu_has_4k_cache 1
  20. #define cpu_has_sb1_cache 0
  21. #define cpu_has_fpu 0
  22. #define cpu_has_32fpr 0
  23. #define cpu_has_counter 1
  24. #define cpu_has_watch 1
  25. #define cpu_has_divec 1
  26. #define cpu_has_vce 0
  27. #define cpu_has_cache_cdex_p 0
  28. #define cpu_has_cache_cdex_s 0
  29. #define cpu_has_prefetch 1
  30. #define cpu_has_mcheck 1
  31. #define cpu_has_ejtag 1
  32. #define cpu_has_llsc 1
  33. #define cpu_has_mips16 0
  34. #define cpu_has_mips16e2 0
  35. #define cpu_has_mdmx 0
  36. #define cpu_has_mips3d 0
  37. #define cpu_has_smartmips 0
  38. #define cpu_has_vtag_icache 0
  39. #define cpu_has_mips32r1 1
  40. #define cpu_has_mips32r2 0
  41. #define cpu_has_mips64r1 0
  42. #define cpu_has_mips64r2 0
  43. #define cpu_has_dsp 0
  44. #define cpu_has_dsp2 0
  45. #define cpu_has_mipsmt 0
  46. /* #define cpu_has_nofpuex ? */
  47. #define cpu_has_64bits 0
  48. #define cpu_has_64bit_zero_reg 0
  49. #define cpu_has_64bit_gp_regs 0
  50. #define cpu_has_inclusive_pcaches 0
  51. #define cpu_dcache_line_size() 16
  52. #define cpu_icache_line_size() 16
  53. #endif /* __ASM_MACH_RC32434_CPU_FEATURE_OVERRIDES_H */