loongson1.h 1.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354
  1. /* SPDX-License-Identifier: GPL-2.0-or-later */
  2. /*
  3. * Copyright (c) 2011 Zhang, Keguang <[email protected]>
  4. *
  5. * Register mappings for Loongson 1
  6. */
  7. #ifndef __ASM_MACH_LOONGSON32_LOONGSON1_H
  8. #define __ASM_MACH_LOONGSON32_LOONGSON1_H
  9. #if defined(CONFIG_LOONGSON1_LS1B)
  10. #define DEFAULT_MEMSIZE 64 /* If no memsize provided */
  11. #elif defined(CONFIG_LOONGSON1_LS1C)
  12. #define DEFAULT_MEMSIZE 32
  13. #endif
  14. /* Loongson 1 Register Bases */
  15. #define LS1X_MUX_BASE 0x1fd00420
  16. #define LS1X_INTC_BASE 0x1fd01040
  17. #define LS1X_GPIO0_BASE 0x1fd010c0
  18. #define LS1X_GPIO1_BASE 0x1fd010c4
  19. #define LS1X_DMAC_BASE 0x1fd01160
  20. #define LS1X_CBUS_BASE 0x1fd011c0
  21. #define LS1X_EHCI_BASE 0x1fe00000
  22. #define LS1X_OHCI_BASE 0x1fe08000
  23. #define LS1X_GMAC0_BASE 0x1fe10000
  24. #define LS1X_GMAC1_BASE 0x1fe20000
  25. #define LS1X_UART0_BASE 0x1fe40000
  26. #define LS1X_UART1_BASE 0x1fe44000
  27. #define LS1X_UART2_BASE 0x1fe48000
  28. #define LS1X_UART3_BASE 0x1fe4c000
  29. #define LS1X_CAN0_BASE 0x1fe50000
  30. #define LS1X_CAN1_BASE 0x1fe54000
  31. #define LS1X_I2C0_BASE 0x1fe58000
  32. #define LS1X_I2C1_BASE 0x1fe68000
  33. #define LS1X_I2C2_BASE 0x1fe70000
  34. #define LS1X_PWM0_BASE 0x1fe5c000
  35. #define LS1X_PWM1_BASE 0x1fe5c010
  36. #define LS1X_PWM2_BASE 0x1fe5c020
  37. #define LS1X_PWM3_BASE 0x1fe5c030
  38. #define LS1X_WDT_BASE 0x1fe5c060
  39. #define LS1X_RTC_BASE 0x1fe64000
  40. #define LS1X_AC97_BASE 0x1fe74000
  41. #define LS1X_NAND_BASE 0x1fe78000
  42. #define LS1X_CLK_BASE 0x1fe78030
  43. #include <regs-clk.h>
  44. #include <regs-mux.h>
  45. #include <regs-pwm.h>
  46. #include <regs-rtc.h>
  47. #include <regs-wdt.h>
  48. #endif /* __ASM_MACH_LOONGSON32_LOONGSON1_H */