123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107 |
- /* SPDX-License-Identifier: GPL-2.0-or-later */
- /*
- * Copyright (c) 2011 Zhang, Keguang <[email protected]>
- *
- * IRQ mappings for Loongson 1
- */
- #ifndef __ASM_MACH_LOONGSON32_IRQ_H
- #define __ASM_MACH_LOONGSON32_IRQ_H
- /*
- * CPU core Interrupt Numbers
- */
- #define MIPS_CPU_IRQ_BASE 0
- #define MIPS_CPU_IRQ(x) (MIPS_CPU_IRQ_BASE + (x))
- #define SOFTINT0_IRQ MIPS_CPU_IRQ(0)
- #define SOFTINT1_IRQ MIPS_CPU_IRQ(1)
- #define INT0_IRQ MIPS_CPU_IRQ(2)
- #define INT1_IRQ MIPS_CPU_IRQ(3)
- #define INT2_IRQ MIPS_CPU_IRQ(4)
- #define INT3_IRQ MIPS_CPU_IRQ(5)
- #define INT4_IRQ MIPS_CPU_IRQ(6)
- #define TIMER_IRQ MIPS_CPU_IRQ(7) /* cpu timer */
- #define MIPS_CPU_IRQS (MIPS_CPU_IRQ(7) + 1 - MIPS_CPU_IRQ_BASE)
- /*
- * INT0~3 Interrupt Numbers
- */
- #define LS1X_IRQ_BASE MIPS_CPU_IRQS
- #define LS1X_IRQ(n, x) (LS1X_IRQ_BASE + (n << 5) + (x))
- #define LS1X_UART0_IRQ LS1X_IRQ(0, 2)
- #if defined(CONFIG_LOONGSON1_LS1B)
- #define LS1X_UART1_IRQ LS1X_IRQ(0, 3)
- #define LS1X_UART2_IRQ LS1X_IRQ(0, 4)
- #define LS1X_UART3_IRQ LS1X_IRQ(0, 5)
- #elif defined(CONFIG_LOONGSON1_LS1C)
- #define LS1X_UART1_IRQ LS1X_IRQ(0, 4)
- #define LS1X_UART2_IRQ LS1X_IRQ(0, 5)
- #endif
- #define LS1X_CAN0_IRQ LS1X_IRQ(0, 6)
- #define LS1X_CAN1_IRQ LS1X_IRQ(0, 7)
- #define LS1X_SPI0_IRQ LS1X_IRQ(0, 8)
- #define LS1X_SPI1_IRQ LS1X_IRQ(0, 9)
- #define LS1X_AC97_IRQ LS1X_IRQ(0, 10)
- #define LS1X_DMA0_IRQ LS1X_IRQ(0, 13)
- #define LS1X_DMA1_IRQ LS1X_IRQ(0, 14)
- #define LS1X_DMA2_IRQ LS1X_IRQ(0, 15)
- #if defined(CONFIG_LOONGSON1_LS1C)
- #define LS1X_NAND_IRQ LS1X_IRQ(0, 16)
- #endif
- #define LS1X_PWM0_IRQ LS1X_IRQ(0, 17)
- #define LS1X_PWM1_IRQ LS1X_IRQ(0, 18)
- #define LS1X_PWM2_IRQ LS1X_IRQ(0, 19)
- #define LS1X_PWM3_IRQ LS1X_IRQ(0, 20)
- #define LS1X_RTC_INT0_IRQ LS1X_IRQ(0, 21)
- #define LS1X_RTC_INT1_IRQ LS1X_IRQ(0, 22)
- #define LS1X_RTC_INT2_IRQ LS1X_IRQ(0, 23)
- #if defined(CONFIG_LOONGSON1_LS1B)
- #define LS1X_TOY_INT0_IRQ LS1X_IRQ(0, 24)
- #define LS1X_TOY_INT1_IRQ LS1X_IRQ(0, 25)
- #define LS1X_TOY_INT2_IRQ LS1X_IRQ(0, 26)
- #define LS1X_RTC_TICK_IRQ LS1X_IRQ(0, 27)
- #define LS1X_TOY_TICK_IRQ LS1X_IRQ(0, 28)
- #define LS1X_UART4_IRQ LS1X_IRQ(0, 29)
- #define LS1X_UART5_IRQ LS1X_IRQ(0, 30)
- #elif defined(CONFIG_LOONGSON1_LS1C)
- #define LS1X_UART3_IRQ LS1X_IRQ(0, 29)
- #define LS1X_ADC_IRQ LS1X_IRQ(0, 30)
- #define LS1X_SDIO_IRQ LS1X_IRQ(0, 31)
- #endif
- #define LS1X_EHCI_IRQ LS1X_IRQ(1, 0)
- #define LS1X_OHCI_IRQ LS1X_IRQ(1, 1)
- #if defined(CONFIG_LOONGSON1_LS1B)
- #define LS1X_GMAC0_IRQ LS1X_IRQ(1, 2)
- #define LS1X_GMAC1_IRQ LS1X_IRQ(1, 3)
- #elif defined(CONFIG_LOONGSON1_LS1C)
- #define LS1X_OTG_IRQ LS1X_IRQ(1, 2)
- #define LS1X_GMAC0_IRQ LS1X_IRQ(1, 3)
- #define LS1X_CAM_IRQ LS1X_IRQ(1, 4)
- #define LS1X_UART4_IRQ LS1X_IRQ(1, 5)
- #define LS1X_UART5_IRQ LS1X_IRQ(1, 6)
- #define LS1X_UART6_IRQ LS1X_IRQ(1, 7)
- #define LS1X_UART7_IRQ LS1X_IRQ(1, 8)
- #define LS1X_UART8_IRQ LS1X_IRQ(1, 9)
- #define LS1X_UART9_IRQ LS1X_IRQ(1, 13)
- #define LS1X_UART10_IRQ LS1X_IRQ(1, 14)
- #define LS1X_UART11_IRQ LS1X_IRQ(1, 15)
- #define LS1X_I2C0_IRQ LS1X_IRQ(1, 17)
- #define LS1X_I2C1_IRQ LS1X_IRQ(1, 18)
- #define LS1X_I2C2_IRQ LS1X_IRQ(1, 19)
- #endif
- #if defined(CONFIG_LOONGSON1_LS1B)
- #define INTN 4
- #elif defined(CONFIG_LOONGSON1_LS1C)
- #define INTN 5
- #endif
- #define LS1X_IRQS (LS1X_IRQ(INTN, 31) + 1 - LS1X_IRQ_BASE)
- #define NR_IRQS (MIPS_CPU_IRQS + LS1X_IRQS)
- #endif /* __ASM_MACH_LOONGSON32_IRQ_H */
|