nexys4ddr.dts 2.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118
  1. // SPDX-License-Identifier: GPL-2.0
  2. /dts-v1/;
  3. #include "microAptiv.dtsi"
  4. / {
  5. compatible = "digilent,nexys4ddr";
  6. aliases {
  7. serial0 = &axi_uart16550;
  8. };
  9. chosen {
  10. bootargs = "console=ttyS0,115200";
  11. stdout-path = "serial0:115200n8";
  12. };
  13. memory {
  14. device_type = "memory";
  15. reg = <0x0 0x08000000>;
  16. };
  17. cpuintc: interrupt-controller {
  18. #address-cells = <0>;
  19. #interrupt-cells = <1>;
  20. interrupt-controller;
  21. compatible = "mti,cpu-interrupt-controller";
  22. };
  23. axi_intc: interrupt-controller@10200000 {
  24. #interrupt-cells = <1>;
  25. compatible = "xlnx,xps-intc-1.00.a";
  26. interrupt-controller;
  27. reg = <0x10200000 0x10000>;
  28. xlnx,kind-of-intr = <0x0>;
  29. xlnx,num-intr-inputs = <0x6>;
  30. interrupt-parent = <&cpuintc>;
  31. interrupts = <6>;
  32. };
  33. axi_gpio: gpio@10600000 {
  34. #gpio-cells = <1>;
  35. compatible = "xlnx,xps-gpio-1.00.a";
  36. gpio-controller;
  37. reg = <0x10600000 0x10000>;
  38. xlnx,all-inputs = <0x0>;
  39. xlnx,dout-default = <0x0>;
  40. xlnx,gpio-width = <0x16>;
  41. xlnx,interrupt-present = <0x0>;
  42. xlnx,is-dual = <0x0>;
  43. xlnx,tri-default = <0xffffffff>;
  44. } ;
  45. axi_ethernetlite: ethernet@10e00000 {
  46. compatible = "xlnx,xps-ethernetlite-3.00.a";
  47. device_type = "network";
  48. interrupt-parent = <&axi_intc>;
  49. interrupts = <1>;
  50. phy-handle = <&phy0>;
  51. reg = <0x10e00000 0x10000>;
  52. xlnx,duplex = <0x1>;
  53. xlnx,include-global-buffers = <0x1>;
  54. xlnx,include-internal-loopback = <0x0>;
  55. xlnx,include-mdio = <0x1>;
  56. xlnx,instance = "axi_ethernetlite_inst";
  57. xlnx,rx-ping-pong = <0x1>;
  58. xlnx,s-axi-id-width = <0x1>;
  59. xlnx,tx-ping-pong = <0x1>;
  60. xlnx,use-internal = <0x0>;
  61. mdio {
  62. #address-cells = <1>;
  63. #size-cells = <0>;
  64. phy0: phy@1 {
  65. device_type = "ethernet-phy";
  66. reg = <1>;
  67. };
  68. };
  69. };
  70. axi_uart16550: serial@10400000 {
  71. compatible = "ns16550a";
  72. reg = <0x10400000 0x10000>;
  73. reg-shift = <2>;
  74. reg-offset = <0x1000>;
  75. clocks = <&ext>;
  76. interrupt-parent = <&axi_intc>;
  77. interrupts = <0>;
  78. };
  79. axi_i2c: i2c@10a00000 {
  80. compatible = "xlnx,xps-iic-2.00.a";
  81. interrupt-parent = <&axi_intc>;
  82. interrupts = <4>;
  83. reg = < 0x10a00000 0x10000 >;
  84. clocks = <&ext>;
  85. xlnx,clk-freq = <0x5f5e100>;
  86. xlnx,family = "Artix7";
  87. xlnx,gpo-width = <0x1>;
  88. xlnx,iic-freq = <0x186a0>;
  89. xlnx,scl-inertial-delay = <0x0>;
  90. xlnx,sda-inertial-delay = <0x0>;
  91. xlnx,ten-bit-adr = <0x0>;
  92. #address-cells = <1>;
  93. #size-cells = <0>;
  94. ad7420@4b {
  95. compatible = "adi,adt7420";
  96. reg = <0x4b>;
  97. };
  98. } ;
  99. };
  100. &ext {
  101. clock-frequency = <50000000>;
  102. };