rt3883.dtsi 1.1 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859
  1. // SPDX-License-Identifier: GPL-2.0
  2. / {
  3. #address-cells = <1>;
  4. #size-cells = <1>;
  5. compatible = "ralink,rt3883-soc";
  6. cpus {
  7. cpu@0 {
  8. compatible = "mips,mips74Kc";
  9. };
  10. };
  11. cpuintc: cpuintc {
  12. #address-cells = <0>;
  13. #interrupt-cells = <1>;
  14. interrupt-controller;
  15. compatible = "mti,cpu-interrupt-controller";
  16. };
  17. palmbus@10000000 {
  18. compatible = "palmbus";
  19. reg = <0x10000000 0x200000>;
  20. ranges = <0x0 0x10000000 0x1FFFFF>;
  21. #address-cells = <1>;
  22. #size-cells = <1>;
  23. sysc@0 {
  24. compatible = "ralink,rt3883-sysc", "ralink,rt3050-sysc";
  25. reg = <0x0 0x100>;
  26. };
  27. intc: intc@200 {
  28. compatible = "ralink,rt3883-intc", "ralink,rt2880-intc";
  29. reg = <0x200 0x100>;
  30. interrupt-controller;
  31. #interrupt-cells = <1>;
  32. interrupt-parent = <&cpuintc>;
  33. interrupts = <2>;
  34. };
  35. memc@300 {
  36. compatible = "ralink,rt3883-memc", "ralink,rt3050-memc";
  37. reg = <0x300 0x100>;
  38. };
  39. uartlite@c00 {
  40. compatible = "ralink,rt3883-uart", "ralink,rt2880-uart", "ns16550a";
  41. reg = <0xc00 0x100>;
  42. interrupt-parent = <&intc>;
  43. interrupts = <12>;
  44. reg-shift = <2>;
  45. };
  46. };
  47. };